Hybrid
Full Time
Hands on experience with any of the FPGA families from AMD, Intel
Knowledge of FPGA architecture, IO features, IO Constraints
Thorough Knowledge of digital design fundamentals
Thorough Knowledge of VHDL
Static timing analysis, timing optimization, timing constraints, clock domain crossing
Communication protocols including I2C, SPI, UART, MDIO
Experience in FPGA bring up activities
Experience in debugging of RTL issues at functional level or system level
Working knowledge in transceiver or SerDes based protocol design.
Awareness of PCI-Express protocol will be an advantage
Strong programming skill in Verilog, VHDL and a solid understanding of digital design, static timing analysis and timing closure techniques
Proficiency in Vivado synthesis and implementation flow for high speed designs and usage of debug tools like ChipscopeSignal tapIdentify debugger
Proficiency in Zync SoC based development
Experience in High Speed Digital Interfaces like Aurora, sFPDP, MGT, etc.
Knowledge working experience on RTOS and its concepts would be added advantage
Experience in bench verification and working with lab equipment will have added advantage
Knowledge of embedded C programming is a plus
Comfortable in Linux environment (like PetaLinux)
Articulate and able to write clear, well-organized, concise documents
Barco
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
6.0 - 9.6 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
karnataka
Salary: Not disclosed
thane, maharashtra
Salary: Not disclosed
maharashtra
Salary: Not disclosed
20.0 - 27.5 Lacs P.A.
hosur, bengaluru
5.0 - 11.0 Lacs P.A.
delhi, delhi
Experience: Not specified
0.5 - 0.8 Lacs P.A.
3.0 - 4.2 Lacs P.A.
thane, maharashtra, india
Salary: Not disclosed