Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Hyderabad
>
Synopsys
>
ASIC Digital Design, Staff Engineer

ASIC Digital Design, Staff Engineer

Synopsys

3 - 8 years

15 - 16 Lacs

Hyderabad

Posted:12 hours ago| Platform:

Apply

Skills Required

Automation Semiconductor DFT static timing analysis Chip design Circuit designing Healthcare Perl Automotive Python

Work Mode

Work from Office

Job Type

Full Time

Job Description

You are a passionate and detail-oriented ASIC Digital Design professional who thrives in high-tech, fast-paced environments
With a strong foundation in Design-for-Testability (DFT) methodologies, you enjoy taking ownership of complex challenges and delivering reliable, high-quality results
You are eager to collaborate with diverse, global teams and are driven by a desire to continuously learn and grow within the semiconductor industry
Your expertise in scan insertion, ATPG, and scan STA is matched by your ability to adapt to new tools and technologies
You value open communication, inclusivity, and knowledge sharing, and you excel at translating intricate technical concepts into actionable solutions
As a proactive problem solver, you are comfortable navigating ambiguity and take pride in mentoring junior engineers while contributing to collective team success
You are committed to upholding Synopsys culture of innovation, integrity, and excellence, and you are excited about building next-generation semiconductor products that fuel advances in AI, automotive, and beyond

What you'll Be Doing:

Lead and execute scan insertion and ATPG (Automatic Test Pattern Generation) flows for complex ASIC designs.
Work closely with RTL and Verification teams to ensure DFT requirements are integrated early in the design cycle.
Analyze and resolve DFT-related issues using tools such as Spyglass DFT, ensuring robust test coverage and manufacturability.
Perform scan STA (Static Timing Analysis) to validate timing closure and optimize testability paths.
Collaborate with cross-functional teams to define and implement best practices for DFT methodologies and flows.
Contribute to the continuous improvement of automation scripts and design flows to boost efficiency and reduce turnaround time.

The Impact You Will Have:

Enhance the testability and reliability of cutting-edge ASIC products, reducing defect rates and improving time-to-market.
Drive innovation in DFT flows, setting new standards for quality and efficiency within the organization.
Enable successful silicon validation and ramp-up, directly contributing to customer satisfaction and business growth.
Represent Synopsys as a technical leader in the industry, influencing best practices and future technology directions.

What you'll Need:

Extensive hands-on experience with DFT methodologies, including scan insertion and ATPG for complex ASIC designs.
Proficiency with industry-standard EDA tools such as Spyglass DFT and scan STA analysis suites.
Strong understanding of digital logic design, RTL coding, and verification principles.
Demonstrated ability to debug and resolve DFT-related issues across multiple project phases.
Solid scripting skills (eg, TCL, Perl, Python) to automate design and test flows.

Who You Are:

Collaborative team player who communicates effectively across functions and cultures.
Proactive problem solver, comfortable with ambiguity and rapid change.
Detail-oriented and highly organized, with a commitment to delivering high-quality results.
Inclusive and open-minded, eager to share knowledge and mentor others.
Self-motivated and driven by curiosity, with a continuous learning mindset.

More Jobs at Synopsys

Anaplan Model Builder - Senior Staff

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

3 - 8 yrs

INR 5 - 10 Lacs

Staff ASIC RTL Digital Design Engineer

Pune

5 - 10 yrs

INR 16 - 17 Lacs

Layout Design, Sr Engineer

Pune

2 - 3 yrs

INR 4 - 5 Lacs

ASIC DFT, Engineer

Hyderabad

Experience: Not specified

INR 18 - 20 Lacs

Sr. Staff ASIC Verification Engineer

Pune

8 - 9 yrs

INR 11 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.