Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
8.0 - 13.0 years
40 - 60 Lacs
noida, ahmedabad, bengaluru
Work from Office
Exp: 4-15yrs Location: Bangalore/Hyderabad/Noida/Ahmedabad Lead the planning, development, and execution of AMS verification strategies for analog/mixed-signal IPs and SoCs. Define and implement verification plans, including testbenches, stimulus generation, and checking strategies. Develop and maintain SystemVerilog, Verilog-AMS, or UVM-based verification environments. Perform co-simulation of analog/digital designs using industry tools (e.g., Cadence, Synopsys, Siemens EDA). Conduct mixed-signal simulations, behavioral modeling of analog blocks, and integration into top-level environments. Collaborate with analog designers to create AMS behavioral models (e.g., Verilog-A/AMS) for early int...
Posted 1 month ago
4.0 - 9.0 years
2 - 9 Lacs
bengaluru, karnataka, india
Remote
The candidate should be able to Apply his/her knowledge of semiconductor device physics in a practical compact model extraction scenario; Analyze and explain the trends in the data, distinguish real trends from noise ; Associate various physical phenomena with the observed trends; Submit electrical characterization requests; Extract various compact modeling parameters; Do QA checks and submit the model for release. The candidate should also be familiar with Simulations in Cadence ADE; Perl / Shell / python scripting ; Industry standard compact model families and parameter extraction tools/methodologies; and Verilog-A programming Apart from strong technical skills, the candidate should also p...
Posted 3 months ago
1.0 - 2.0 years
3 - 4 Lacs
hyderabad
Work from Office
Conduct classroom and online training sessions on VLSI design and verification. Teach HDL languages (Verilog, VHDL, SystemVerilog) and ASIC/FPGA design flows. Send Resume to : kalyangalactix@gmail.com Call : 7993047034 Provident fund
Posted 3 months ago
4.0 - 8.0 years
14 - 24 Lacs
Bengaluru
Work from Office
Roles and Responsibilities Design verification using System Verilog, UVM, and SV/UVM methodologies. Experience with PrimeSim XA, WREAL, RNM, Verilog-A, and MIPI protocols. Proficiency in PCIe and USB 3 interfaces. Strong understanding of digital logic design principles and SoC architecture. Excellent problem-solving skills with attention to detail.
Posted 6 months ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
174558 Jobs | Dublin
Wipro
55192 Jobs | Bengaluru
EY
44116 Jobs | London
Accenture in India
37169 Jobs | Dublin 2
Turing
30851 Jobs | San Francisco
Uplers
30086 Jobs | Ahmedabad
IBM
27225 Jobs | Armonk
Capgemini
23907 Jobs | Paris,France
Accenture services Pvt Ltd
23788 Jobs |
Infosys
23603 Jobs | Bangalore,Karnataka