Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
10.0 - 12.0 years
0 Lacs
hyderabad, telangana, india
On-site
Experience: 10+ years Should have worked hands-on extensively on full chip DFT design, implementation, vector generation/verification, JTAG, boundary scan and simulation. Experience with Scan, Compression, ATPG and simulations with Mentor/Synopsys/Cadence tools. Logic BIST knowledge is a plus. Should have participated in successful tapeouts ofSoC/ASIC chips at 14nm or below and achieved test targets. Descent understanding of front-end SoC/ASIC design and implementation including Synthesis and STA. Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies & process Excellent problem solving and debugging skills. Proactive in nature Leading junior teams, Mentoring/Trainin...
Posted 1 month ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
146963 Jobs | Dublin
Wipro
46531 Jobs | Bengaluru
EY
37166 Jobs | London
Accenture in India
34066 Jobs | Dublin 2
Uplers
26668 Jobs | Ahmedabad
Turing
25985 Jobs | San Francisco
IBM
23102 Jobs | Armonk
Capgemini
21339 Jobs | Paris,France
Accenture services Pvt Ltd
21197 Jobs |
Infosys
21007 Jobs | Bangalore,Karnataka