1 Timings Constraints Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

Senior Cache and Memory Design Engineer-Barcelona Geesesquads

8.0 - 12.0 years

0 Lacs

kochi, kerala

On-site

As a Senior Cache and Memory Design Engineer, you will be responsible for designing and developing memory subsystem solutions for the semiconductor portfolio. Working within the Cache and Memory Design Team, you will collaborate with highly skilled engineers from other teams to create efficient and high-performance memory subsystems critical for modern designs. Key Responsibilities: - Define address map, CHI and CXL protocols, cache, and bank memories - Utilize proficiency in RTL design using Verilog or VHDL - Apply knowledge of scripting languages such as Python, Perl, Bash, and TCL - Experience with Timing and Timings Constraints - Familiarity with revision control methodology and tools li...

Posted 2 days ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store

Featured Companies

View All Companies