1 System Verilogsimulation Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

Google logo
Senior Design Verification Engineer, Silicon Google

2.0 - 5.0 years

7 - 11 Lacs

Bengaluru

Work from Office

Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, ComputerScience, a related field, or equivalent practical experience, 8 years of experience with verification methodologies and languages such as UVM and SystemVerilog, Experience developing and maintaining verification testbenches, test cases,and test environments, Preferred qualifications: Masters degree in Electrical Engineering, Computer Science, or equivalent practical experience, Experience with low power, debug, Gate Level Simulation (GLS), formal verification, Experience in driving cross functional teams for quality tape-outs Experience leading design verification of IPs, successfully delivered...

Posted 4 months ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store

Featured Companies

View All Companies