Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Bengaluru / Bangalore
>
Qualcomm
>
STA/Timing Methodology Engineer

STA/Timing Methodology Engineer

Qualcomm

2 - 7 years

2 - 7 Lacs

Bengaluru / Bangalore Karnataka India

Posted:2 months ago| Platform: Foundit logo

Apply

Skills Required

Sta Cad timing methodology engineer

Work Mode

On-site

Job Type

Full Time

Job Description

Minimum Qualifications: Bachelor's degree in computer science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Master's degree in computer science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. STA/Timing CAD Methodology Lead As an STA CAD methodology lead, the role would expect the candidate to lead deployment of new features and or methodologies related to STA and ECO domain Scope of the work would cover (but not limited to) STA flow/methodology development, continuous efficiency improvement, Flow development/Support for ECO convergence with tools in STA and ECO domain (PrimeTime, Tempus, Tweaker, PrimeClosure to name a few) There would be challenges for timing convergence at both block and Top level on cutting edge technology on high performance designs would have to be resolved for ensuring successful design tapeouts on time with high quality. Key requirements: Thorough knowledge of the ASIC design cycle and timing closure flow and methodology. 3 + years of proficiency in timing constraints and timing closure. Expertise in STA tools (any of Primetime, Tempus, Tweaker) and flow. Strong understanding of advanced STA concepts and challenges in advanced nodes Proficiency scripting languages (TCL, Perl, Python). Strong background in PNR and Extraction domain. Experience of constraints development tool (like spyglass) will be added advantage. Leadership qualities to lead (technically) and manage the STA CAD team Qualification: BE/BTech + 2 years of experience, or ME/MTech + 1 years of experience

More Jobs at Qualcomm

Infrastructure Administrator

Bangalore Rural, Bengaluru

9 - 13 yrs

INR 25 - 40 Lacs

Halphy - Engineer/ Sr Engineer/Lead

Chennai

1 - 6 yrs

INR 15 - 20 Lacs

Auto Embedded Dev (Audio) - Engineer

Bengaluru

1 - 5 yrs

INR 10 - 14 Lacs

Senior Engineer-perf/ML/Python/C++

Hyderabad

1 - 5 yrs

INR 12 - 17 Lacs

Sr Lead Engineer- Power

Hyderabad

4 - 9 yrs

INR 17 - 22 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

Qualcomm

Technology

San Diego

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

STA/Timing Methodology Engineer