Jobs
Interviews

1 Static Timing Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

4.0 - 9.0 years

5 - 8 Lacs

Hyderabad

Work from Office

In this job you will be responsible for specifying and/or micro-architecting digital blocks in advanced mixed-signal circuits. You will be also responsible for RTL coding of blocks specified by you or others. You will participate in the design verification and bring-up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. Requirements: Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or related field. 4 to 10 years of experience in RTL designs. Deep knowledge of mixed signal concepts Deep knowledge of RTL design fundamentals Deep knowledge of Verilog and System-Verilog Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers) Working knowledge of synthesis, static timing, DFT is a huge plus Deep knowledge of System-Verilog assertions, checkers, and other design verification techniques Deep knowledge of scripting languages. Perl and Python are plusses Deep knowledge of Algorithm developments Synthesis, Checkers, Front-end tools, Scripting languages , Static timing , Verilog Is desirable

Posted 1 month ago

Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies