4 Standard Cell Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

4.0 - 7.0 years

20 - 35 Lacs

hyderabad

Work from Office

Job Description: . Required Skills and Experience: Bachelor or Masters degree in Electrical or Computer Engineering 4-7 years of experience in developing timing & power models (NLDM, CCS, etc.) for standard cell, I/O and custom circuits preferably in 12nm and below nodes Hands on experience with running PrimeTime, extracting timing data for custom PnR blocks In depth knowledge of electrical engineering fundamentals including CMOS device operation and characteristics, including understanding of advancing modeling techniques Hands on experience with simulation using HSPICE, Hsim or Finesim Experience with scripting tools such as Python/Perl/Shell etc. Initiative (self-motivated, self-confident...

Posted 3 days ago

AI Match Score
Apply

3.0 - 8.0 years

15 - 25 Lacs

noida

Hybrid

Job Description: Memory design engineer. Responsibilities: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering School, in Electronic Engineering or equivalent Engineering Degree. You have some understanding of computer architecture and concepts. We expect you to have basic understanding of CMOS Transistors, their behaviors. We expect some basic understanding of high speed/low power CMOS circuit design, clocking scheme, Static and complex logic circuits. Understanding of Power versus Per...

Posted 5 days ago

AI Match Score
Apply

8.0 - 13.0 years

10 - 20 Lacs

noida

Work from Office

8+ years of experience in Memory/Custom Layout design. Memory Leafcell layout library design from scratch Knowledge on different types of memory architectures. Knowledge in optimized layout design for better performance. Knowledge & hands on experience in Finfet technology, layout design and DRC limitations. Proficient in physical verification flow & debug Proficient in Cadence Virtuoso layout editor and Calibre Interested can contact me at shubhanshi@incise.in

Posted 1 month ago

AI Match Score
Apply

2.0 - 6.0 years

0 Lacs

karnataka

On-site

You will be responsible for executing internal projects or small tasks within customer projects related to VLSI Frontend, Backend, or Analog design with minimal supervision from the Lead. Your role will involve working as an Individual contributor on tasks such as RTL Design, Verification, PD, DFT, Circuit Design, Analog Layout, STA, Synthesis, Design Checks, and Signoff. You will be expected to analyze and complete assigned tasks within the defined domain successfully and on time with minimal support from senior engineers, ensuring quality delivery as approved by the senior engineer or project lead. Quality of deliverables is a key focus, requiring clean delivery of modules that are easy to...

Posted 1 month ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies