10 - 18 years
2 - 11 Lacs
Bengaluru / Bangalore, Karnataka, India
Posted:1 day ago|
Platform:
On-site
Full Time
Job Summary: We are looking for 14+ years of experience having the following skillset: Strong RTL design fundamentals using HDLs like VHDL/Verilog/System verilog Strong understanding of AMD (Xilinx) ultrascale, versal FPGAs architecture and use of vivado for FPGA place and route. Constraints definitions for FPGAs. Doing Static Timing Analysis. Familiarity with FPGA prototyping or emulation is a plus. Passionate to learn and explore new technologies and demonstrates good analysis and problem-solving skills. Good written and verbal communication skills, should be a quick learner and a team player.
Cadence Design Systems
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
25.0 - 30.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.5 - 11.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.5 - 9.0 Lacs P.A.
18.0 - 22.5 Lacs P.A.
Noida, Uttar Pradesh, India
Experience: Not specified
Salary: Not disclosed
Pune, Maharashtra, India
8.0 - 12.0 Lacs P.A.
Pune, Maharashtra, India
8.0 - 12.0 Lacs P.A.
Bengaluru
50.0 - 75.0 Lacs P.A.
Noida, Uttar Pradesh, India
Experience: Not specified
Salary: Not disclosed
16.0 - 21.0 Lacs P.A.