Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
4.0 - 12.0 years
4 - 12 Lacs
Hyderabad, Telangana, India
On-site
Experience in Logic design / RTL coding is a must. Experience is SoC design and integration for complex SoCs is a must. Experience in Verilog/System-Verilog is a must. Experience in Multi Clock designs, Asynchronous interface is a must. Experience in using the tools in ASIC development such as Lint and CDC. Experience in Synthesis / Understanding of timing concepts is a plus. Experience in ECO fixes and formal verification. Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset architecture. Excellent oral and written communications skills. Proactive, creative, curious, motivated to learn and contribute with good collaboration skills Role: Design Verification Engineer In...
Posted 1 month ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
88025 Jobs | Dublin
Wipro
30699 Jobs | Bengaluru
Accenture in India
25586 Jobs | Dublin 2
EY
23713 Jobs | London
Uplers
19531 Jobs | Ahmedabad
IBM
15625 Jobs | Armonk
Bajaj Finserv
15600 Jobs |
Amazon.com
15164 Jobs |
Capgemini
14629 Jobs | Paris,France
Accenture services Pvt Ltd
14230 Jobs |