Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
5.0 - 9.0 years
0 Lacs
karnataka
On-site
As a Senior DFT Engineer at Samsung Semiconductor India Research (SSIR), you will play a crucial role in full chip DFT architecture, implementation, timing closure, and post-silicon validation. Your responsibilities will include: - Planning scan architecture and optimization for pattern volume - Performing pin mixing and scan compression planning - Implementing power optimization techniques in test modes - Planning MBIST architecture and insertion - Verifying analog and mixed signal IP testing architecture You will also be responsible for tasks such as timing closure of scan and MBIST, writing SDCs, debugging timing issues, and interpreting tester results. Additionally, you will need to unde...
Posted 1 month ago
 
        Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
 
            
         
                            
                            Accenture
112680 Jobs | Dublin
 
                            
                            Wipro
38528 Jobs | Bengaluru
 
                            
                            EY
31593 Jobs | London
 
                            
                            Accenture in India
29380 Jobs | Dublin 2
 
                            
                            Uplers
23909 Jobs | Ahmedabad
 
                            
                            Turing
21712 Jobs | San Francisco
 
                            
                            Amazon.com
18899 Jobs |
 
                            
                            IBM
18825 Jobs | Armonk
 
                            
                            Accenture services Pvt Ltd
18675 Jobs |
 
                            
                            Capgemini
18333 Jobs | Paris,France