215 Primetime Jobs - Page 9

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Qualcomm Chennai is looking for a STA and Synthesis Engineer who is passionate in to work with cross-functional engineering teams. In this position, the engineer will be involved in all stages of the design and development cycles "¢ Synthesis, Static Timing Analysis and LEC of SoC/Cores "¢ Full chip and block level timing closure, IO budgeting for blocks "¢ Logical equivalence check between RTL to Netlist and Netlist to Netlist "¢ Knowledge of low-power techniques including clock gating, power gating and MV designs "¢ ECO timing flow "¢ Proficient in scripting languages (TCL and Perl). Minimum Qualifications: "¢ Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field. Bachelors / Masters degree in electrical or electronics engineering with 1-3 yrs of experience is preferred

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: "¢ Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field. General Summary PNR implementation for Qualcomm SoC's Good hands-on experience on Floorplanning, PNR and STA flows Good knowledge on Placement/Clock Tree Synthesis (CTS), optimization, etc Good understanding on signoff domains"“ LEC/CLP/PDN knowledge, etc Good knowledge on Unix/Linux "“ Perl/TCL fundamentals/scripting Principal Duties and responsibilities: Complete ownership on PNR implementation (Floorplanning, Placement, CTS, post_route,etc) on latest nodes. Signoff knowledge is mandatory (STA,Power analysis,FV, low power verification, PV,etc) Quick learner with good analytical and problem solving skills Qualifications: "¢ 1+ years Hardware Engineering experience or related work experience. "¢ 1+ years experience with PNR flow in latest tech nodes (e.g., 4nm/5nm/7nm/10nm

Matillion Requirement/Skill Mandatory Skill combination Matillion, Python, SQL Experience 5 to 12 Yrs JR No 22022 Grade 5A Location All BSL Shift (Please specify Zone/timings) 2:30 PM to 11:30 PM IST Levels of interviews 2 Demand Immediate to 15 days CTC Bracket Upto 28 Lpa Mode of Work (Hybrid/Remote) Hybrid Location - Chandigarh,Dadra & Nagar Haveli,Daman & Diu,New Delhi,Goa,Lakshadweep,Puducherry,Sikkim,North Tripura

Key Responsibilities: Perform block-level STA and ensure timing closure at various design stages. Work with Synopsys Primetime, Cadence Tempus, or equivalent timing closure tools for analysis and optimization. Analyze and refine timing constraints at both pre-layout and post-layout stages. Collaborate with PD HM owners to provide timing feedback during placement, CTS, and routing phases. Generate timing ECOs for final timing closure using DMSA/Tweaker . Conduct MPW/MP/TDRC analysis and work with Infinisim tools as required. Analyze timing reports, debug violations, and propose fixes for efficient sign-off. Work closely with PD and STA engineers to meet design sign-off criteria. Preferred Skills: Expertise in Primetime/Tempus scripting and timing report analysis . Strong understanding of clock tree synthesis (CTS), routing strategies, and timing convergence . Experience in multi-corner, multi-mode (MCMM) timing analysis . Familiarity with low-power design techniques and constraint optimizations . Strong problem-solving and debugging skills in STA and PD workflows . Interested candidates can share their resumes to shubhanshi@incise.in

You will be part of ACE India , in the P- Core design team driving Intel's latest CPU's in the latest process technology. In this position, you will be responsible for timing analysis and convergence of complex partitions. Your responsibilities will include but not limited to: 1. Responsible for timing execution and convergence including setup and hold for over 5GHz Freq and low-power digital designs. 2. Deep understanding of Static timing analysis concepts 3. Timing Convergence across all HVM targets4. Closely work with SD, Integration and Floor plan teams Qualifications You must possess a Masters Degree in Electrical or Electronics Engineering with at least 4 or more years of experience in related field or a Bachelor's Degree with at least 6 years of experience. Technical Expertise in Static Timing Analysis is preferred. Preferred additional skills :- Experience of handle complex core design, high-speed designs - Timing signoff flows/tools experience both/either Synopsys/Cadence tools - Very good knowledge on Timing tools, flows and methodology - Ability to handle new feature feasibility studies - SD flow knowledge would be plus- Familiarity with Verilog/VHDL - Tcl, Perl, Python scripting - Strong verbal and written communication skills

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. We are looking for bright ASIC design engineers with excellent analytical and technical skills. This is an excellent opportunity to be part of a fast paced team responsible for delivering Snapdragon CPU design, flows for high performance SoCs in sub-10nm process for Mobile, Compute and IOT market space. Participate on a project involved in the development of ASICs, with emphasis in Place and Route Implementation, Timing Closure, Low Power, Power Analysis and Physical Verification. Create design of experiments and do detailed PPA comparison analysis to improve quality of results, tuning recipes and setting course for the projects going forward Work closely with RTL design, Synthesis, low power, Thermal, Power analysis and Power estimation teams to optimize Performance, Power and Area(PPA) Tabulate metrics results for analysis comparison Develop Place & Route recipes for optimal PPA Minimum Qualifications 10-15 years of High Performance core Place & Route and ASIC design Implementation work experience Preferred Qualifications Extensive experience in Place & Route with FC or Innovus is an absolute must Complete ASIC flow with low power, performance and area optimization techniques Experience with STA using Primetime and/or Tempus is required Proficient in constraint generation and validation Experience of multiple power domain implementation with complex UPF/CPF definition required Formal verification experience (Formality/Conformal) Perl/Tcl, Python, C++ skills are needed Strong problem solving and ASIC development/debugging skills Experience with CPU micro-architecture and their critical path Low power implementation techniques experience High speed CPU implementation Clock Tree Implementation Techniques for High Speed Design Implementation are required Exposure to Constraint management tool and Verilog coding experience Education Requirements Required:Bachelor's, Electrical Engineering or equivalent experiencePreferred:Master's, Electrical Engineering or equivalent experience Keywords Innovus, FC, UPF, STA, Formal Verification, Genus, Primetime, Tempus, SOD Applicants : Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

Job Purpose "This position is open with Bajaj Finance ltd." To handle and provide solution for a transactional activities of field team and making sure the implementation of projects are end to end satisfying the requirement. Duties and Responsibilities 1.Resolving SFDC functions related issues 2.Resolving BRE level issues 3.Educating internal and field teams on issues due to training requirements 4.Constant observations on the issues raised by the field team 5.Raising regular IT request to resolve issues 6.Constant communication between IT and Product teams to identify the changes 7.Attending bi-weekly meetings with IT to find the bigger solution 8.Find solutions to the repetitive problems and submit BRD 9.Interacting with field teams to identify the exact issues Required Qualifications and Experience ducational Qualifications a)Graduate or equivalent b)1+ years of experience Finance industry support of system c)Well versed in MS Office d)Agile ability on the work timings

Primary & Mandatory Skill: Client Round (Yes/ No):Yes Location Constraint if any:Bangalore/Pune Shift timing:General

About The Role : Require Extraction expert with 8+ years' experience. The candidate will be expected to perform Development/support for extraction solutions for gate level and/or transistor level to build high quality PDK on STARRC/QRC. Development/support of ICV/Calibre/Pegasus runset (rule deck) for parasitic extraction, correlate parasitic coming from different extraction flows, assume ownership of entire LVS/extraction flow, working closely with various design/development groups. Perform in a dynamic and challenging environment with drive and creativity. Candidate is expected to have great stake holder management and leadership skill. Qualifications B.tech or M.tech with 8+ years of experience in runset development/QA on ICV/Calibre/Pegasus tools/flow. Expertise in Parasitic extraction tools like StarRC, QRC , xACT. Strong debugging and scripting skills. Strong team working and leadership skills. Inside this Business Group As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in theTechnology Development and Manufacturing Groupare part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth.

About The Role : Creates bottomsup elements of chip design including but not limited to FET, cell, and blocklevel custom layouts, FUBlevel floor plans, abstract view generation, RC extraction and schematictolayout verification and debug using phases of physical design development including parasitic extraction, static timing, wire load models, clock generation, customer polygon editing, autoplace and route algorithms, floor planning, fullchip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications You should possess a BE or BTech or equivalent technical degree in Electronics Electrical engineering with 2-3+ years experienceExperience Skills: SoC Place and Route Physical design Layout convergence experience. Basic programming skills UNIX shell script Tcl Perl Python Additional qualifications include Proficiency in multiple levels of layout design which includes partitions, subsystems Proficiency in floor planning activities which include Par unit level assembly routing and integration of partition, section, custom blocks in to the FC floorplan Ability to comprehend issues of RC delay electromigration self heating and cross capacitance Ability to recognize failure prone layout structures and proactively contact engineers for guidance and produce electrically robust layout Inside this Business Group The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person use our products to focus, create and connect in ways that matter most to them. As the largest business unit at Intel, CCG is investing more heavily in the PC, ramping its capabilities even more aggressively, and designing the PC experience even more deliberately, including delivering a predictable cadence of leadership products. As a result, we are able to fuel innovation across Intel, providing an important source of IP and scale, as well as help the company deliver on its purpose of enriching the lives of every person on earth.

Responsibilities Perform Sub system level floor planning, placement, and routing for high-performance microprocessor design. Collaborate with cross-functional teams to achieve design goals. Close the design to meet timing, power, and area requirements. Implement engineering change orders (ECOs) to rectify functional bugs and timing issues. Ensure the quality and efficiency of the RTL to GDS2 implementation process. Required education Bachelor's Degree Preferred education Bachelor's Degree Required technical and professional expertise 8+ years of industry experience Good knowledge and hands on experience in physical design , timing and methodology which include logic synthesis, placement, clock tree synthesis, routing , post route closure. Should be knowledgeable in physical verification ( LVS,DRC.. etc) ,Noise analysis, Power analysis and electro migration . Good knowledge and hands on experience in static timing analysis (closing timing at chip level) Good understanding of timing constraints . Should have experience in handling asynchronous timing, multiple corner timing closure. Preferred technical and professional experience Automation skills in PERL ,SKILL and/or TCL

About The Role : Experience in Mixed-Signal layout design, holding bachelors degree in electrical/Electronic Engineering. To work independently on block levels analog layout design from schematic, estimating the Area, Optimizing Floorplan, Routing and Verifications. Firsthand experience in Critical Analog Layout design of blocks such as Temperature sensor, Serdes, PLL, ADC, DAC, LDO, Bandgap, Ref Generators, Charge Pump, Current Mirrors, Comparator, Differential Amplifier etc., Good at LVS/DRC debugging skills and other verifications for lower technology nodes like 14nm FinFet and below. Good understanding of Matching, EM, ESD, Latch-Up, Shielding, Parasitic and short channel concepts. Familiar with EDA tools like Cadence VLE/VXL, PVS, Assura and Calibre DRC/ LVS is a must. Understanding layout effects on the circuit such as speed, capacitance, power and area etc., Ability to understand design constraints and implement high-quality layouts. Multiple Tape out support experience will be an added advantage. Good people skills and critical thinking abilities to resolve the issue technically, and professionally. Excellent communication. Responsible for timely execution with high quality of layout design. Primary Skills Analog Layout Process or technology experience:TSMC 7nm, 5nm, 10nm,28nm , 45nm,40nm EDA Tools: Layout Editor:Cadence Virtuoso L, XL Physical verification :DRC, LVS, Calibre Secondary Skills IO layout

• Well versed with the Timing Closure (STA), Timing closure methodologies • Pre/Post-layout constraint development to Timing Closure • Handshake with the Design team & Develop functional/DFT constraints • Abstraction expertise like Hyperscale/ILM/ETM Required Candidate profile • RC Balancing & scaling analysis of critical data paths of full chip clock • Automation in PERL, TCL and EDA tool-specific scripting • DMSA @ full chip and custom scripts for timing fixes

Responsibilities The India System design team is responsible to own and deliver System design milestones for IBM POWER and mainframe platforms. The team collaborates with Global System design & development teams and stakeholders. As a Physical Design Engineer for PCB, the candidate must have experience to deliver complete custom PCB card designs, which would be used for our hardware products. Responsibilities As Physical Design Engineer, the responsibilities include Work with Card Logic Design and Card Signal Integrity Engineers to deliver complete custom PCB card designs. Implement feedback from bring up efforts for modifications to existing card layouts. Work in the Cadence design space to layout, wire multi-layer PCB designs. Create EC list of changes from one release to the next. Lead Physical Design reviews to support Gerber release schedules Generate and maintain documentation for PCB card designs Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise Bachelors in Electrical/Electronics Engineering Experience with CAD tools for PCB design Programming experience (Python, SKILL, etc.) Preferred technical and professional experience Familiarity with server design and architecture. Experience with Cadence tools for PCB design Experience with PCB fabrication processes Multi-disciplinary engineering experience (Mechanical, Thermal, etc.) Experience with Git, GitHub, or other software repository versioning tools

Responsibilities In this role, you are expected to Efficient in LVS/DRC Runset development Hands on experience in working on LVS and DRC runset development and support Knowledge/Exposure in lower process node Have excellent debugging skills. Have strong interpersonal skills needed to coordinate deliverables and requirements from several areas within and outside of the organisation. Have familiarity with ICV , Calibre Physical Design Verification Tools Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise 2-5 years of Chip Layout and Runset Coding (ICV / Calibre ) Chip layout fundamentals (understanding the layers and how they connect and the rules on sizing and spacing and the electrical connectivity logic) Runset coding in general, ICV pxl in particular Basic SKILL code (for interfacing with Virtuoso) Basic TCL for interfacing with Custom Compiler and ICV Basic Python scripting VLSI knowledge Proven problem-solving skills and the ability to work in a team environment are a must EDA tool development experience Preferred technical and professional experience Cadence,Synopsys,VLSI Knowledge