Home
Jobs

MTS Silicon Design Engineer

6 - 10 years

8 - 12 Lacs

Posted:10 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

MTS SILICON DESIGN ENGINEER

THE ROLE:

This exciting position as MTS in AMDs Silicon IP solutions & SOC group will provide the individual with an opportunity to demonstrate strong technical leadership across the design hierarchy from architecture to Productization. Join us in providing innovative IP solutions as we embark on our journey into the cutting edge programmable logic based silicon designs by delivering the complex IP Solutions for multiple market segments
As part of this opportunity, we are seeking a Synthesis and Timing engineer to participate in the development of large SOC s with multiple physical blocks and 300+ clock domains.
This position requires an individual to be creative, team-oriented, technology savvy, able to lead large cross-functional teams, comfortable and willing to provide regular updates to management chain during the project execution

THE PERSON:

You have a passion for modern, complex hardware and IP architecture, digital design, and physical design in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/ timezones . You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

  • Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff
  • Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automating that process for improved efficiency.
  • Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks
  • Work with CAD on the development of pre-production synthesis (Design Compiler) and STA (Primetime) flows
  • Requires a mix of SDC knowledge, EDA tool competence and Tcl based scripting capability (in both EDA environment and standalone Linux Tcl shell scripts)

PREFERRED EXPERIENCE:

  • About 6 to 10 years of relevant experience
  • Worked with EDA tools that enable RTL quality checks
  • Hands on experience in building the timing constraints for IPs, blocks and Full-chip implementation in both flat/hierarchical flows.
  • Experience with analyzing the timing reports and identifying both the design and constraints related issues.
    Ability to multitask and grasp new flows/tools/ideas
  • Preferred EDA tool experience: Synopsys Design Compiler/Primetime, Spyglass, Fishtail etc
  • Automating workflows in a distributed compute environment .
  • Scripting language experience: Python/TCL preferred.

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering
#LI-MK1

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Advanced Micro Devices, Inc
Advanced Micro Devices, Inc

Semiconductors

Sunnyvale

RecommendedJobs for You