Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
12.0 - 14.0 years
0 Lacs
bengaluru, karnataka, india
On-site
Expert in implementing Scan insertion, LPCT, LBIST, Hybrid-TK, Compression Logic and DRC analysis of implemented Testability logic structures. In your new role you will: Responsible for SoC DFT Architecture definition/implementation/verification/silicon debug of SoC/Full Chip. Need to implement Scan insertion, LPCT, LBIST, Hybrid-TK, Compression Logic and DRC analysis of implemented Testability logic structures. Responsible for ATPG, DRC analysis, Test coverage debug, Memory BIST implementation and verification. Owner ship of JTAG/BSCAN/iJTAG, P1500 implementation and verification, Stuck-at/TDF/Bridging/Cell-aware/iddq fault models. Good debug skills in ZERO delay and SDF based scan/MBIST/JT...
Posted 2 weeks ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
97725 Jobs | Dublin
Wipro
33485 Jobs | Bengaluru
Accenture in India
27230 Jobs | Dublin 2
EY
26293 Jobs | London
Uplers
21605 Jobs | Ahmedabad
IBM
16891 Jobs | Armonk
Bajaj Finserv
16596 Jobs |
Turing
16488 Jobs | San Francisco
Capgemini
16263 Jobs | Paris,France
Amazon.com
16256 Jobs |