Memory layout design lead M31 Technology

5.0 - 9.0 years

0 Lacs

karnataka

On-site

As a Memory Layout Lead at our company, you will play a crucial role in driving the physical design and delivery of high-performance, low-power, and high-density semiconductor memory IPs including SRAM, ROM, register files, CAMs, and more. Your main responsibility will be to lead the end-to-end layout design and floorplanning for advanced-node memory IPs. Additionally, you will collaborate with circuit, CAD, and SoC integration teams to ensure optimal implementation. Your innovative layout techniques will be essential in achieving competitive density and performance targets. You will also be responsible for providing comprehensive IP deliverables such as GDSII, LEF, Liberty (.lib), Verilog m...

Posted 1 week ago

AI Match Score

Apply

Analog Design Engineer, Senior Synopsys Inc

3.0 - 8.0 years

0 Lacs

noida, uttar pradesh, india

On-site

Job Overview The successful candidate will work on Characterization, CAD views generation and Packaging of General purpose and Specialty IOs. The candidate is expected to generate and validate EDA views like .lib (NLDM/NLPM, CCST/P/N, variation modelling etc), APL, CMM, BPA, Verilog, ATPG, NDM, LEF, IBIS, CDL, GDS etc. The candidate will also be required to work on scripting to optimize above activities. The candidate will also be required to work on flow and methodology setup for these EDA views. Responsibilities and Duties Generation, validation, QA and release of IO libraries Ensure high quality and timely deliverables Interacts with Design and layout teams to understand the design and fl...

Posted 2 weeks ago

AI Match Score

Apply

Analog Design Engineer- Staff Synopsys

4.0 - 8.0 years

0 Lacs

noida, uttar pradesh

On-site

The successful candidate will be responsible for Characterization, CAD views generation, and Packaging of General purpose and Specialty IOs. You will independently drive the generation and validation methodologies for various views including .lib (NLDM/NLPM, CCST/P/N, variation modeling, etc.), APL, CMM, BPA, Verilog, ATPG, NDM, LEF, IBIS, among others. In addition to this, you will create, validate, and release these IP packets ensuring timeliness and highest quality. Furthermore, mentoring team members on different flows and methodologies will be part of your responsibilities. Your main tasks and duties will include setting up the generation and validation flow methodologies for different ...

Posted 1 month ago

AI Match Score

Apply

Senior Layout Design Supervisor Synopsys

8.0 - 13.0 years

8 - 12 Lacs

bengaluru, karnataka, india

On-site

What You ll Need: BTech/MTech in a relevant field. 8+ years of relevant experience and team management skills. Ability to lead projects with high product quality and efficiency. In-depth understanding of deep submicron effects, floorplan techniques in advanced process technologies. Proficiency in layout matching techniques, ESD, latch-up, PERC, EMIR, DFM, LEF generation, bond-pad layout, IO frame, and pitch requirements. Scripting skills for layout automation (a plus). Excellent written and verbal communication skills.

Posted 1 month ago

AI Match Score

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.