116 Lec Jobs - Page 3

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

4.0 - 8.0 years

0 Lacs

karnataka

On-site

You should have a minimum of 4 years of experience in the field. You must be proficient in using Synthesis and netlist validation tools, particularly LEC and Spyglass checks, as well as scan insertion and DRC debug. It is essential to be well-versed in both Synopsys and Mentor Graphics DFT flows. Your expertise should also include experience in Scan Compression for Hierarchical and Modular EDT, ATPG, and Coverage debug, along with the ability to manage multiple clock domains and familiarity with the OCC flow. You should have practical experience in BIST and BISR insertion and Validation with SMS and MBIST Architect. Hands-on experience with JTAG, IJTAG, and SSN is required. You should be fam...

Posted 2 months ago

AI Match Score
Apply

6.0 - 15.0 years

0 Lacs

noida, uttar pradesh

On-site

We are looking for a highly skilled Synthesis & Static Timing Analysis (STA) expert to join our Flows & Methodologies Team in Noida with a hybrid work model where you will be required to work 3 days in the office. As an ideal candidate for this role, you should have a minimum of 6 to 15 years of experience along with strong analytical skills, attention to detail, and the ability to collaborate effectively with cross-functional teams. Proficiency in EDA tools and digital design principles is a must-have for this position. Your key responsibilities will include working closely with SoC cross-functional teams to define and develop Synthesis & STA methodologies for advanced nodes such as 3nm, 5n...

Posted 2 months ago

AI Match Score
Apply

8.0 - 12.0 years

0 Lacs

pune, maharashtra

On-site

As an RTL Design Engineer at Alphawave Semi, you will play a crucial role in the advancement of digital technology by contributing to the next generation Chiplet designs. You will be involved in the complete ASIC development cycle, from concept to product, and work on cutting-edge technologies that power innovation in data-demanding industries. Your responsibilities will include microarchitecting and RTL Design of SoC SubSystem/IP blocks, developing UPF and running CLP checks, ensuring RTL quality checks, creating documentation for hardware blocks, and collaborating with various teams to ensure the successful tapeout of high-quality SoCs. To excel in this role, you should possess a Bachelor'...

Posted 2 months ago

AI Match Score
Apply

2.0 - 6.0 years

0 Lacs

karnataka

On-site

Qualcomm India Private Limited is seeking an experienced individual for the role of Micro-Architect and RTL Design Engineer to take ownership of the System Memory Management Unit (SMMU) IP for the next generation System-on-Chip (SoC) for smartphones, tablets, and other product categories. The SMMU performs virtual to physical address translation, dynamic allocation, and access control of DDR memory, designed in accordance with the ARM SMMU architecture spec. In this role, you will collaborate with Hardware and Software teams to comprehend design requirements, specifications, and interface details for the SMMU IP. You will be responsible for developing a micro-arch design specification that i...

Posted 2 months ago

AI Match Score
Apply

2.0 - 6.0 years

0 Lacs

noida, uttar pradesh

On-site

Qualcomm India Private Limited is a leading technology innovator that pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, your responsibilities will include planning, designing, optimizing, verifying, and testing electronic systems. You will work on a variety of systems such as circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems to launch cutting-edge, world-class products. Collaboration with cross-functional teams will be essential to develop solutions and meet performanc...

Posted 2 months ago

AI Match Score
Apply

12.0 - 16.0 years

0 Lacs

karnataka

On-site

You should have a minimum of 12 years of experience in ASIC design, with proficiency in Verilog coding, RTL design, and creating complex control path and data path designs. It is essential to have knowledge of interface Protocols such as UCIe, PCIe, USB, MIPI(DPHY), HDMI/Display, Ethernet, and SATA. Familiarity with RTL checks including LINT, SDC, CDC, synthesis flow, LEC, and timing constraints is required. Experience in writing Verilog testbench and conducting simulations will be beneficial. At Cadence, we are seeking individuals who are passionate about technology and innovation. Join us in making a significant impact on the world of technology. Let's work together to solve challenges tha...

Posted 2 months ago

AI Match Score
Apply

10.0 - 14.0 years

0 Lacs

karnataka

On-site

The Manager, DFT will be responsible for implementing the hardware Memory BIST (MBIST) features that support ATE, in-system test, debug, and diagnostics needs of the memories in design. You will work closely with the design, design-verification, and backend teams to enable the integration and validation of the test logic in all phases of the design and backend implementation flow. The job requires you to have good scripting skills and the ability to design and debug with minimal oversight. You will also be involved in high-quality pattern release to the test team and support silicon bring-up and yield improvement. The ideal candidate for this role should be an ASIC Design DFT engineer with 1...

Posted 2 months ago

AI Match Score
Apply

0.0 years

0 Lacs

bengaluru, karnataka, india

On-site

Job Description for DV You will be part of the team verifying IPs and SoCs leading to first Si success. Manage and lead a team of Verification engineers IP verification is coverage driven using latest industry standard methodologies and HVLs. Work involves defining verification strategy, writing test plans, developing efficient test benches and test cases. Code coverage, Functional coverage and assertions are desired. ARM based SoC verification experience is an added advantage. Proficiency in one scripting language like Perl, C++, Python, Unix Make, Unix Shell Scripts etc. is a great plus. Multiple positions with emphasis on AMS and Power aware verification. Should have worked on GLS. Key Re...

Posted 2 months ago

AI Match Score
Apply

1.0 - 5.0 years

0 Lacs

karnataka

On-site

Qualcomm India Private Limited is seeking a skilled Hardware Engineer to join their Engineering Group. As a Qualcomm Hardware Engineer, you will be responsible for planning, designing, optimizing, verifying, and testing electronic systems, circuits, mechanical systems, as well as digital/analog/RF/optical systems. Your role will involve working on cutting-edge technologies to launch world-class products and collaborating with cross-functional teams to develop solutions that meet performance requirements. To be considered for this role, you should possess a Bachelor's degree in Computer Science, Electrical/Electronics Engineering, or a related field with at least 2 years of Hardware Engineeri...

Posted 2 months ago

AI Match Score
Apply

6.0 - 8.0 years

40 - 45 Lacs

bengaluru

Work from Office

We are seeking highly motivated, energetic, and team-oriented individual contributors who can work on synthesis, LEC, and constraints for NXPs digital IPs, working in close collaboration with the RTL team. Key Responsibilities Work closely with the architects and RTL team on synthesis, LEC, and constraints of NXP digital IPs Carry out floor planning, and physically aware synthesis on high-performance IPs Perform timing and power analysis on the design database (db), improve the recipe, and provide timing feedback to the RTL team Leads or solo owners are expected to work with minimal micro-management needs. They should be able to communicate with other project members to manage task divisions...

Posted 2 months ago

AI Match Score
Apply

1.0 - 5.0 years

1 - 5 Lacs

chennai, tamil nadu, india

On-site

Synthesis, Static Timing Analysis and LEC of SoC/Cores Full chip and block level timing closure, IO budgeting for blocks Logical equivalence check between RTL to Netlist and Netlist to Netlist Knowledge of low-power techniques including clock gating, power gating and MV designs ECO timing flow Proficient in scripting languages (TCL and Perl). Minimum Qualifications: Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work exper...

Posted 2 months ago

AI Match Score
Apply

3.0 - 7.0 years

18 - 22 Lacs

pune

Remote

Role: US/UK Accounting - Knowledge Lead Location: Pune/Bangalore (Reporting Office once in a 3 months on Company Expenses) Shift: For US: 3 - 6 Years experience after CA & CA-inter Should be experienced from Insurance industry Shift: 3:00 PM - 12:00 AM month-end 4-5 Days 6:00 - 3:00 AM For UK: 4 - 7 Years experience after CA Shift: 1:00 PM - 10:00 PM Skills Required: International Accounting Final Accounting US / UK GAAP/IFRS *************************************************************************** IMMEDIATE JOINERS REQUIRED Send your updated CV directly to: 9152808909 *************************************************************************** Remote work Only Quarterly 10 Days Work from o...

Posted 2 months ago

AI Match Score
Apply

3.0 - 7.0 years

0 Lacs

hyderabad, telangana

On-site

The ASIC/SOC Front End Design Engineer role involves setting up ASIC QA flows for RTL design quality checks, understanding top-level interfaces, clock structure, reset structure, RAMs, CDC boundaries, and power domains. You will be responsible for executing various design steps such as Lint, Synthesis, LEC, Static timing analysis, CDC, RDC, DFT, and CLP. Additionally, you will create clock constraints, false paths, multi-cycle paths, IO delays, exceptions, and waivers while reviewing flow errors, design errors, and violations. As an ASIC/SOC Front End Design Engineer, you will debug CDC and RDC issues, provide RTL fixes, and support the DFX team for DFX controller integration, Scan insertion...

Posted 2 months ago

AI Match Score
Apply

1.0 - 5.0 years

0 Lacs

hyderabad, telangana

On-site

As a Silicon Design Engineer 2 at AMD, your role is crucial in executing the front end implementation of sub-blocks or IP. You will be responsible for tasks such as synthesis, LEC, CLP, prelayout STA, and postlayout STA/Timing closure. Collaborating with the design team and PNR teams is essential to achieve closure and execute tasks as per schedule. Your key responsibilities include ensuring quality delivery for synthesis and timing closure, as well as debugging and resolving technical issues efficiently. The ideal candidate for this role should have experience in synthesis and timing closure, with additional experience in LEC and CLP being a plus. Handling blocks with complex designs, high-...

Posted 2 months ago

AI Match Score
Apply

4.0 - 15.0 years

0 Lacs

karnataka

On-site

You are invited to apply for a job opportunity in Bengaluru and Hyderabad if you meet the qualifications for any of the following positions: ASIC RTL Design Engineers Design Verification Engineers Analog Design Engineers Linux Device Driver Engineers Blue-Tooth Engineers Specific experience requirements include: - RISC-V processor experience, 4+ years, in Bangalore - Design Verification with PCIE, 5+ years, in Bangalore - DFT with Synopsys Tool experience (Tetrax max / Verdi), 4+ years, in Bangalore and Hyderabad - RTL Design Development, synthesis, CDC, LEC, and static timing analysis The positions available are suitable for individuals with 4 to 15 years of experience. Multiple positions a...

Posted 2 months ago

AI Match Score
Apply

2.0 - 10.0 years

0 Lacs

karnataka

On-site

Qualcomm India Private Limited is seeking a skilled Hardware Engineer to join the Engineering Group, specifically the Hardware Engineering team. In this role, you will be responsible for developing micro-architecture and RTL design for security-related Cores, focusing on block level design. Your tasks will include enabling software teams to utilize hardware blocks efficiently and running ASIC development tools such as Lint and CDC. It will be crucial for you to report progress and communicate effectively against set expectations. As a qualified candidate, you should hold a Bachelor's degree in Engineering, Information Systems, Computer Science, or a related field, with a minimum of 5 years o...

Posted 3 months ago

AI Match Score
Apply

2.0 - 6.0 years

0 Lacs

hyderabad, telangana

On-site

You should have 3+ years of experience in RTL, UPF & Physical aware Synthesis for cutting-edge technology nodes, logic equivalence checking, Scripting, and Netlist Timing Signoff. Proficiency in Python/Tcl is required. You should be familiar with Synthesis tools such as Fusion Compiler/Genus and have fair knowledge in LEC, LP signoff tools. Proficiency in VLSI front-end design steps including Verilog/VHDL, Synthesis, QoR optimization & Equivalence Checking is essential. Familiarity with standard software engineering practices like Version Control, Configuration Management, Regression is a plus. You should be sincere, dedicated, and willing to take up new challenges. Minimum Qualifications: -...

Posted 3 months ago

AI Match Score
Apply

7.0 - 15.0 years

0 Lacs

Noida, Uttar Pradesh, India

Remote

Company Description Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world leading MCUs, SoCs, Analog and power products, plus Winning Combination solutions that curate these complementary products. We are a key supplier to the worlds leading manufacturers of electronics you rely on every day; you may not see our products, but they are all around you. Renesas employs roughly 21,000 people in more than 30 countries worldwide...

Posted 3 months ago

AI Match Score
Apply

5.0 - 10.0 years

15 - 30 Lacs

Hyderabad, Bengaluru, Greater Noida

Work from Office

Strong on Digital Design, SV, UVM. Hands-on experience in any of the DV protocols like PCIe, USB 3.0, DDR 3/4/5, AMBA, Ethernet (10G/100G), SATA, and MIPI (CSI/DSI), UFS, CXL Also Hiring PD, RTL, DFT Apply& Share resume to mansoor@hisoltech.com

Posted 3 months ago

AI Match Score
Apply

10.0 - 14.0 years

0 Lacs

karnataka

On-site

You have an exciting opportunity to join a dynamic team at MarvyLogic in Bengaluru/Bangalore. With over 10 years of experience in ASIC RTL Design and a Graduate Degree in Electrical/Electronics Engineering (Post Graduate degree is a plus), you will be a valuable addition to our team. As a member of our team, you will be responsible for various tasks related to ASIC RTL Design. Your expertise in Verilog/System Verilog proficiency, experience with multiple clock and power domains, and integration and validation of high-speed PCIe IP core will be crucial. You will also need familiarity with PCIe protocol analyzers and debug, as well as PCIe driver and application software for Linux/Windows. You...

Posted 3 months ago

AI Match Score
Apply

3.0 - 8.0 years

0 Lacs

karnataka

On-site

You are invited to apply for the position of "ASIC RTL Engineer" at Semi Leaf consulting Service located in Bangalore. With 3-8 years of experience, if you are available to join within 30 days and prefer working in a WFO mode, this opportunity might be just for you. As an ASIC RTL Engineer at Semi Leaf, your responsibilities will include working on ASIC RTL design, RTL Logic Synthesis, LEC, Conformal, ECO, FC Check, and having proficiency in either TCL or Python. You must have Synthesis or Implementation experience, familiarity with the Linux environment, excellent communication skills, and experience with at least one serial protocol like UART, I2C, SPI. Skills with SOC Architecture, experi...

Posted 3 months ago

AI Match Score
Apply

4.0 - 9.0 years

20 - 25 Lacs

Hyderabad

Work from Office

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Responsibilities Defining chip and macro level power domains System Level Power Modeling Mixed signal power analysis Power Island/Power Gating/Power Isolation Structural Low power design of level shifter and isolation cell topology and associated rules Architectural analysis and development of digital power optimization logic/circuits/SW Work with Power Management IC developers for power grid planning Creating detailed architecture and implementation documents Education Requirements RequiredBachelor's, Computer Engineering and/or Electrical Engineering PreferredMaster's, Computer Engineering and/or Electri...

Posted 3 months ago

AI Match Score
Apply

3.0 - 8.0 years

17 - 22 Lacs

Bengaluru

Work from Office

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performanc...

Posted 3 months ago

AI Match Score
Apply

2.0 - 7.0 years

3 - 6 Lacs

Hyderabad, Telangana, India

On-site

THE ROLE: The focus of this role is to execute the front end implementation of sub-blocks or IP. This involves ownership of synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure. Co-ordinate with design team and PNR teams. KEY RESPONSIBILITIES: Responsible for front end implementation of IPs which includes synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure Collaborate with designer and PNR teams to achieve closure. Execute as per schedule. Complete quality delivery for synthesis and timing closure. Debug and resolve technical issues PREFERRED EXPERIENCE: Experienced in synthesis and timing closure Good to have experience in LEC, CLP Have handled blocks with c...

Posted 3 months ago

AI Match Score
Apply

10.0 - 14.0 years

0 Lacs

karnataka

On-site

The culture at MarvyLogic is defined by its people. We foster a culture of passion for technology solutions that have a direct impact on businesses. We prioritize the pursuit of individual passions among our employees. Working with us offers you the opportunity to gain a comprehensive understanding of various industries and cutting-edge technologies. This exposure enables us to develop solutions that are not only forward-thinking but also highly impactful. Being a part of MarvyLogic can facilitate your personal growth, leading you towards a more fulfilling life. You should possess a Graduate Degree in Electrical/Electronics Engineering with over 10 years of experience (a post Graduate degree...

Posted 3 months ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies