1 Ldo Design Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

Analog Circuit Design (PLL) Engineer Samsung Semiconductor

5.0 - 12.0 years

0 Lacs

karnataka

On-site

As a Senior Analog Circuit Design Engineer for High-Speed Interface - PLL at Samsung Semiconductor India R&D Center in Bangalore, you will have the opportunity to work on cutting-edge silicon solutions that push the limits of computing. With 5-12 years of relevant experience in Analog and Mixed Signal Design, you will be responsible for designing low jitter and high-frequency PLLs, both LC and Ring-based, as well as General Purpose ADCs, thermal sensors IP, high-speed Serdes, LDOs, BGRs, and other power management blocks. Your role will involve full IP design cycle exposure in advanced Samsung foundry processes of 4nm and below. You will be part of a team that thrives on solving complex digi...

Posted 2 months ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store

Featured Companies

View All Companies