4 Layout Editors Jobs

You will be joining Eximietas Design as a Senior Analog Circuit Design Engineer/Lead with 4-15 years of experience. You should have a strong background in CMOS Analog design fundamentals, including designing circuit blocks such as OTA, Charge Pump, Bandgap Reference, Ring Oscillator, LC-VCO, etc. Additionally, you will be working on designing SERDES blocks like TIA, DRV, P2S, Serializer, RCOMP, Calibration blocks, Receiver Front end, CTLE, DFE, CDR Loop, Phase Interpolators, Deserializer, S2P, FFEs, Pre drivers, level shifters, V2I circuits Slicers, Samplers, and other custom building blocks. Proficiency in using Cadence Virtuoso Schematic and Layout editors is required, along with a good understanding of MOS device operation. Your responsibilities will include designing various analog/mixed-signal circuits to meet target specifications, laying out the designed circuits while considering the impact of parasitics on circuit specifications, measuring designs on hardware and analyzing the results, analyzing the impact of device characteristics on circuit-level performance, understanding critical circuit specifications for achieving system-level performance, and assisting in automation and efficiency projects. If you are an Engineer with the required experience and skills, please share your updated resume with maruthiprasad.e@eximietas.design.,

Greetings from Eximietas Design! We are looking for a Senior Analog IC Circuit Lead/Architect with 8-15 years of experience to join our team in Bengaluru & Visakhapatnam. As a potential candidate, you should possess a strong background in CMOS Analog design fundamentals. Your expertise should cover designing various circuit blocks such as OTA, Charge Pump, Bandgap Reference, Ring Oscillator, LC-VCO, etc. Additionally, experience in designing SERDES blocks like TIA, DRV, P2S, Serializer, RCOMP, Calibration blocks, Receiver Front end, CTLE, DFE, CDR Loop, Phase Interpolators, Deserializer, S2P, FFEs, Pre drivers, level shifters, V2I circuits Slicers, Samplers, and other custom building blocks is essential. Proficiency in using Cadence Virtuoso Schematic and Layout editors is also required. A good understanding of MOS device operation is expected. Your responsibilities will include designing analog/mixed-signal circuits to meet target specifications, performing layout of the circuits and analyzing the impact of parasitics on circuit specifications, measuring the design on hardware and analyzing the results, understanding the impact of device characteristics on circuit-level performance, identifying critical circuit specifications for achieving system-level performance, and contributing to automation and efficiency projects. If you are an Engineer with the required experience and skills, we encourage you to share your updated resume with us at maruthiprasad.e@eximietas.design. We look forward to potentially having you join our team!,

You will be responsible for executing customer projects independently with minimum supervision, guiding team members technically in various fields of VLSI Frontend Backend or Analog design. As an individual contributor, you will take ownership of tasks/modules such as RTL Design, Module Verification, PD, DFT, Circuit Design, Analog Layout, STA, Synthesis, Design Checks, Signoff, etc., leading the team to achieve results. Your responsibilities will include completing assigned tasks successfully and on-time within the defined domain(s), anticipating, diagnosing, and resolving problems, coordinating with cross-functional teams as necessary, delivering on-time quality work approved by the project manager and client, automating design tasks flows, writing scripts to generate reports, and coming up with innovative ideas to reduce design cycle time and cost accepted by UST Manager and Client. Additionally, you will be expected to write papers, file patents, and devise new design approaches. Your performance will be measured based on the quality of deliverables, timely delivery, reduction in cycle time and cost, number of papers published, number of patents filed, and number of trainings presented to the team. You will be expected to ensure zero bugs in the design/circuit design, deliver clean design/modules for ease of integration, meet functional specifications/design guidelines without deviation, and document tasks and work performed. Furthermore, you will be responsible for meeting project timelines, facilitating other team members" progress by delivering intermediate tasks on time, and seeking help and support in case of any delays. Your role will also involve active participation in team work, supporting team members as needed, anticipating when support may be required, and being able to explain project tasks and support delivery to junior team members. Your creativity and innovation will be showcased through tasks such as automating processes to save design cycle time, participating in technical discussions, training forums, white paper or patent filings, and contributing to technical discussions. Your skill set should include proficiency in languages and programming skills such as System Verilog, Verilog, VHDL, UVM, C, C++, Assembly, Perl, TCL/TK, Makefile, Spice, and familiarity with EDA Tools like Cadence, Synopsys, Mentor tool sets, and various simulators. You should have strong technical knowledge in IP Spec Architecture Design, Micro Architecture, Bus Protocols, Physical Design, Circuit Design, Analog Layout, Synthesis, DFT, Floorplan, Clocks, P&R, STA, Extraction, Physical Verification, Soft/Hard/Mixed Signal IP Design, and Processor Hardening. Additionally, you should possess communication skills, analytical reasoning, problem-solving skills, and the ability to interact effectively with team members and clients. Your knowledge and experience should reflect leadership and execution of projects in areas such as RTL Design, Verification, DFT, Physical Design, STA, PV, Circuit Design, Analog Layout, and understanding of design flow and methodologies. Independent ownership of circuit blocks, clear communication, diligent documentation, and being a good team player are essential attributes for this role. Overall, your role will involve circuit design and verification of Analog modules in TSMC FinFet technologies, developing circuit architecture, optimizing designs, verifying functionality, performance, and power, as well as guiding layout engineers. Strong problem-solving skills, results orientation, attention to detail, and effective communication will be key to your success in this position.,

As an experienced professional with 7-9 years of experience, you will be responsible for executing customer projects independently with minimal supervision in the field of VLSI Frontend Backend or Analog design. Your role will involve guiding team members technically and taking ownership of specific tasks/modules related to RTL Design, Module Verification, PD, DFT, Circuit Design, Analog Layout, STA, Synthesis, Design Checks, and Signoff. You will lead the team to achieve results, complete assigned tasks successfully and on-time, and anticipate, diagnose, and resolve problems as necessary. Your responsibilities will also include ensuring on-time quality delivery approved by the project manager and client, automating design tasks flows, writing scripts to generate reports, and coming up with innovative ideas to reduce design cycle time and cost. Additionally, you will be expected to write papers, file patents, and devise new design approaches. To measure the outcomes of your work, quality will be verified using relevant metrics by UST Manager/Client Manager, timely delivery will be assessed based on relevant metrics, and the reduction in cycle time and cost using innovative approaches will be monitored. The number of papers published, patents filed, and trainings presented to the team will also be considered. Your outputs are expected to demonstrate high quality deliverables with zero bugs in the design/circuit design, clean delivery of the design/module, meeting functional specs/design guidelines without deviation, and thorough documentation of tasks and work performed. Timely delivery, teamwork, innovation, and creativity will be key aspects of your role, along with participation in technical discussions and training forums. Your skills should include proficiency in languages and programming skills such as System Verilog, Verilog, VHDL, UVM, C, C++, Assembly, Perl, TCL/TK, and Makefile. You should have experience with EDA tools like Cadence, Synopsys, and Mentor tool sets, as well as technical knowledge in IP spec architecture design, bus protocols, physical design, circuit design, analog layout, synthesis, DFT, floorplan, clocks, P&R, STA, extraction, physical verification, and more. Strong communication skills, analytical reasoning, problem-solving abilities, attention to detail, and the ability to interact with team members and clients effectively are essential. You should also be well-versed in using available EDA tools, delivering tasks on time per quality guidelines, understanding standard specs and functional documents, and continuously learning new skills as needed. If you have led and executed projects in RTL Design, Verification, DFT, Physical Design, STA, PV, Circuit Design, Analog Layout, and possess a good understanding of design flow and methodologies, this role could be a great fit for you. Additionally, experience in analog circuit design and verifications, knowledge of TSMC FinFet technologies, and familiarity with Cadence Virtuoso circuit design suite would be beneficial. In this role, you will be responsible for circuit design and verification of analog modules like Voltage regulator, LDOs, developing circuit architecture, optimizing designs, guiding layout engineers, problem-solving, and effective communication skills. Desired skills include solid CMOS Analog design fundamentals, hands-on experience with Cadence Virtuoso, technical knowledge of power-performance trade-offs, understanding device parameter variation, and being a good team player in a multi-site work environment. Join us at UST, a global digital transformation solutions provider, where you will work alongside the world's best companies to make a real impact through transformation. With deep domain expertise, innovation, and agility, UST partners with clients to embed innovation and create boundless impact, touching billions of lives in the process.,