Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
8.0 - 13.0 years
6 - 8 Lacs
bengaluru, karnataka, india
On-site
Roles and Responsibilities Develop and maintain verification testbenches for SoC-level simulation and validation Create detailed verification plans based on design specifications and architectural documents Implement and run directed and constrained-random tests using SystemVerilog and UVM Debug RTL and gate-level simulations to identify and resolve design and testbench issues Contribute to regression testing, coverage analysis, and sign-off activities Work closely with cross-functional teams including design, DFT, and firmware engineers Support post-silicon bring-up and validation when required Requirements Strong experience in SystemVerilog and UVM for verification of digital designs Deep understanding of SoC architecture, buses (e.g., AXI, AHB), and peripheral IPs Experience in writing test cases, assertions, and functional coverage models Familiarity with simulators such as VCS, Questa, or Incisive Hands-on experience with scripting languages like Python, Perl, or Shell for automation Exposure to version control and bug tracking tools Ability to analyze and debug waveform dumps and simulation failures
Posted 1 week ago
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
73564 Jobs | Dublin
Wipro
27625 Jobs | Bengaluru
Accenture in India
22690 Jobs | Dublin 2
EY
20638 Jobs | London
Uplers
15021 Jobs | Ahmedabad
Bajaj Finserv
14304 Jobs |
IBM
14148 Jobs | Armonk
Accenture services Pvt Ltd
13138 Jobs |
Capgemini
12942 Jobs | Paris,France
Amazon.com
12683 Jobs |