Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
5.0 - 10.0 years
0 Lacs
pune, maharashtra
On-site
ACL Digital is searching for a skilled and experienced Static Timing Analysis (STA) Engineer to become a part of the growing VLSI team. If you possess expertise in timing analysis and have previously handled full-chip designs, we are interested in hearing from you. As an STA Engineer at ACL Digital, your responsibilities will include driving full-chip STA from RTL to GDSII, developing and verifying timing constraints (SDC) for intricate SoCs, conducting timing closure and sign-off utilizing tools such as PrimeTime, collaborating with RTL, physical design, and DFT teams for ECOs and timing fixes, as well as analyzing timing reports, debugging violations, and suggesting optimization strategies...
Posted 2 months ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
112680 Jobs | Dublin
Wipro
38528 Jobs | Bengaluru
EY
31593 Jobs | London
Accenture in India
29380 Jobs | Dublin 2
Uplers
23909 Jobs | Ahmedabad
Turing
21712 Jobs | San Francisco
Amazon.com
18899 Jobs |
IBM
18825 Jobs | Armonk
Accenture services Pvt Ltd
18675 Jobs |
Capgemini
18333 Jobs | Paris,France