Jobs
Interviews

2 Esd Concepts Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

8.0 - 12.0 years

0 Lacs

karnataka

On-site

The role at Synopsys is at the core of groundbreaking innovations that shape the future of technology in various industries. From self-driving cars to Artificial Intelligence, the cloud, 5G, and the Internet of Things, these advancements mark the Era of Smart Everything. Synopsys drives this revolution with cutting-edge technologies in chip design and software security, fostering a culture of innovation that welcomes individuals who share the same passion. In the Silicon IP business, the focus lies on enhancing System-on-Chip (SoC) capabilities swiftly. Synopsys boasts the most comprehensive portfolio of silicon IP, comprising predesigned logic blocks, memory, interfaces, analog, security, and embedded processors. This diverse range aids customers in integrating more features, meeting specific performance, power, and size criteria for their applications, and expediting product launches with reduced risks. Currently, Synopsys is seeking forward-thinking leaders for the development of next-generation DDR/HBM/UCIe PHY IPs. The responsibilities associated with this role include supervising the development of these IPs, showcasing leadership qualities, fostering new technology advancements, offering guidance to employees, leading projects, managing schedules, working collaboratively across functions, and demonstrating proficiency in design and verification. Requirements for this position include a BTech/MTech qualification, a minimum of 8 years of relevant experience, knowledge of CMOS processes and challenges in deep submicron process technologies, familiarity with CMOS circuit design and layout methodology, a deep understanding of analog/mixed-signal circuitry, awareness of basic ESD concepts, experience with analog mixed-signal simulation strategies, knowledge of Signal Integrity and/or Power Integrity, familiarity with ASIC design flow, understanding of JEDEC requirements for DDR interfaces and standards, proficiency in DDR Timing, ODT, and SDRAM functionality, ability to lead projects ensuring top product quality and efficiency, and excellent written and verbal communication skills to effectively lead development teams.,

Posted 1 day ago

Apply

5.0 - 6.0 years

2 - 9 Lacs

Bengaluru / Bangalore, Karnataka, India

On-site

Requirements- Qualification: BTech/MTech Skills/Experience: MTech+3years / BTech+5years Knowledge of CMOS processes and issues in deep submicron process technologies. CMOS circuit design and layout methodology & flow; basic understanding of analog/mixed signal circuitry, familiarity with basic ESD concepts is an advantage. Familiarity with ASIC design flow. Knowledge of JEDEC requirements for DDR interfaces & standards, DDR Timing, ODT and SDRAM functionality would be a plus. Ability to execute assigned circuit design tasks with best product quality and efficiency. Good written and verbal communication skills in interactions with internal development teams.

Posted 2 months ago

Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies