Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
6.0 - 8.0 years
5 - 6 Lacs
bengaluru, karnataka, india
On-site
Job Description: The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division) s designs - DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers. The candidate should have in-depth knowledge of DFT concepts and should be well experienced in various aspects of DFT -ATPG, MBIST & JTAG. The candidate should have worked on DFT insertion & verification, pattern gene...
Posted 1 week ago
10.0 - 18.0 years
40 - 90 Lacs
bengaluru
Work from Office
DFT Lead Engineer ASIC/SoC About the Company: Aevas mission is to bring the next wave of perception to a broad range of applications — from automated driving to industrial robotics, consumer electronics, and beyond. Aeva’s groundbreaking 4D LiDAR technology integrates key LiDAR components onto a single silicon photonics chip, enabling devices to sense both position and instant velocity for safer, smarter decision-making. Role Overview: As a DFT Lead Engineer , you will define, develop, and optimize Design-For-Test architecture for Aeva’s high-performance LiDAR SoCs . You’ll own the end-to-end DFT strategy — from planning and insertion to verification, silicon bring-up, and yield improvement....
Posted 1 month ago
10.0 - 18.0 years
1 - 6 Lacs
bengaluru
Work from Office
Hiring DFT Lead (10–20 yrs) with expertise in ATPG, Scan/MBIST/JTAG, pattern validation, Synopsys/Cadence/Mentor tools, Perl/TCL scripting, and strong leadership skills. Required Candidate profile Experienced DFT Lead (10–20 yrs) skilled in ATPG, Scan/MBIST/JTAG, pattern validation, Synopsys/Cadence/Mentor tools, Perl/TCL scripting, debugging, and leadership.
Posted 1 month ago
6.0 - 10.0 years
0 Lacs
delhi
On-site
As a DFT Engineer in Bangalore, India with over 6 years of experience, your role will involve the following responsibilities: - In-depth knowledge and hands-on experience in scan insertion, ATPG, coverage analysis, and Transition delay test coverage analysis. - Analyzing design and proposing the best compression techniques. - Debugging and resolving DRC issues. - Collaborating with the front-end team to provide solutions and ensure DFT DRCs are fixed. - Generating high-quality manufacturing ATPG test patterns for SAF (stuck-at fault), transition fault (TDF), and Path Delay fault (PDF) models through the use of on-chip test compression techniques. - Working experience in Synopsis TetraMax/DFT...
Posted 1 month ago
2.0 - 7.0 years
3 - 8 Lacs
noida, hyderabad, bengaluru
Work from Office
About Us: Silcosys Solutions Private Limited is a pioneer in semiconductor innovation, committed to delivering cutting-edge analog design solutions that power the future of technology. If you are eager to work on impactful projects and advance your expertise, we invite you to join our dynamic team. Job Description: As a DFT Engineer, you will be responsible for developing and implementing Design for Test methodologies for complex VLSI designs. You will ensure the testability and manufacturability of our products by working closely with design, verification, and physical design teams, while employing state-of-the-art techniques to optimize coverage, cost, and performance. Responsibilities: 1....
Posted 3 months ago
2.0 - 7.0 years
3 - 8 Lacs
Noida, Hyderabad, Bengaluru
Work from Office
About Us: Silcosys Solutions Private Limited is a pioneer in semiconductor innovation, committed to delivering cutting-edge analog design solutions that power the future of technology. If you are eager to work on impactful projects and advance your expertise, we invite you to join our dynamic team. Job Description: As a DFT Engineer, you will be responsible for developing and implementing Design for Test methodologies for complex VLSI designs. You will ensure the testability and manufacturability of our products by working closely with design, verification, and physical design teams, while employing state-of-the-art techniques to optimize coverage, cost, and performance. Responsibilities: 1....
Posted 5 months ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
146963 Jobs | Dublin
Wipro
46531 Jobs | Bengaluru
EY
37166 Jobs | London
Accenture in India
34066 Jobs | Dublin 2
Uplers
26668 Jobs | Ahmedabad
Turing
25985 Jobs | San Francisco
IBM
23102 Jobs | Armonk
Capgemini
21339 Jobs | Paris,France
Accenture services Pvt Ltd
21197 Jobs |
Infosys
21007 Jobs | Bangalore,Karnataka