Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
12.0 - 17.0 years
4 - 7 Lacs
hyderabad, telangana, india
On-site
Responsibilities: Lead RTL synthesis and constraints generation/validation for MCU SoCs to meet performance, power, and area targets Develop and implement innovative methodologies and tools to improve design quality and engineering productivity Act as the key interface between frontend and backend design teams, resolving hand-off and timing-related issues Conduct detailed design reviews and provide feedback to peers and junior engineers Collaborate with cross-functional teams to resolve design collateral issues and enhance overall PPA (Power, Performance, Area) Support low power implementation flows and techniques Perform formality checks to ensure RTL vs. netlist equivalence
Posted 1 month ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
146963 Jobs | Dublin
Wipro
46531 Jobs | Bengaluru
EY
37166 Jobs | London
Accenture in India
34066 Jobs | Dublin 2
Uplers
26668 Jobs | Ahmedabad
Turing
25985 Jobs | San Francisco
IBM
23102 Jobs | Armonk
Capgemini
21339 Jobs | Paris,France
Accenture services Pvt Ltd
21197 Jobs |
Infosys
21007 Jobs | Bangalore,Karnataka