1 Chiplevel Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

Capgemini logo
STA Engineer Capgemini

5.0 - 9.0 years

0 Lacs

hyderabad, telangana

On-site

You will be responsible for performing chip-level floorplanning, partitioning, timing budget generation, and power planning. Additionally, you will execute top-level place and route (PnR), clock tree synthesis (CTS), block integration, and ECO generation. Your duties will also involve handling block-level implementation from netlist to GDSII, driving timing closure for high-frequency blocks, and managing blocks with high instance counts (1M+). Moreover, you will ensure signoff closure for timing (including SI and OCV), power, IR drop, and physical verification, applying signal integrity (SI) prevention and fixing methodologies, and conducting layout edits and physical design optimizations. F...

Posted 2 months ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store

Featured Companies

View All Companies