IC Package Design Engineer DBSI Services

8.0 - 12.0 years

0 Lacs

karnataka

On-site

As a Senior Engineer, Package Design based in Milpitas, CA, you will primarily focus on signal and power integrities analyses and routing analyses of package substrates. You will report to the Director of Package Design in the USA and collaborate closely with the Package design team at our parent company's headquarters in Japan, as well as with the Marketing and Engineering teams based in Milpitas during the pre/post sales process. Your role will require a comprehensive understanding of package technology and design, particularly in areas such as high-performance build-up substrates, flip chip assembly, and 2.5D packaging. Proficiency in extracting/simulating package designs for Signal and P...

Posted 1 month ago

AI Match Score

Apply

Director, RTL Design Eridu AI

15.0 - 19.0 years

0 Lacs

karnataka

On-site

Eridu AI India Private Limited, a wholly owned subsidiary of Eridu Corporation, Saratoga, California, USA, is seeking highly motivated and talented professionals for its R&D center in Bengaluru. Eridu AI is a Silicon Valley hardware startup focused on accelerating training and inference performance for large AI models. The company introduces innovative solutions across semiconductors, software, and systems to enhance AI data center performance, increase GPU utilization, and reduce capex and power consumption. Led by a team of experienced Silicon Valley executives and engineers, Eridu AI's solution has been widely recognized by hyperscalers. We are currently looking for an RTL Design Director...

Posted 2 months ago

AI Match Score

Apply

Rtl Design /ASIC/ Design Verification/ Physical Design /DFT/ AMS/ Think People Solutions

8.0 - 13.0 years

40 - 50 Lacs

Hyderabad, Bengaluru

Work from Office

HI Greetings for the day!!1 I am hiring for TOP MNC for VLSI Design Engineer, check the attached JD for more clarity, kindly revert with below details ON swati@thinkpeople.in Total Experience Rel Exp Current CTC Exp ctc Location Notice period Current org primary skill ; Skills : PD / DV / AMS / DFT / ASIC OR RTL Design: (please mention) JD; Analog Circuit Design Lead : TitleMandatory Skills Experience : 7+ years Responsibilities :1. Experience in entire Analog IP development including circuit design, layout, AMS verification, and characterization.2. Must have led the entire Analog IP development cycle and team.3. Circuit Design implementation of IPs including LDOs, Band Gap reference, Curren...

Posted 3 months ago

AI Match Score

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.