3 Cad Flows Jobs

This role is based in Bangalore. But youll also get to visit other locations in India and globe, so need to go where this job takes you. In return, youll get the chance to work with teams impacting entire cities, countries, and the shape of things to come. This is the role: Lead a Team of Engineers working on solving the latest design challenged in Logic Synthesis Can you collaborate with RnD and drive the roadmap for next generation RTL2GDSII solution! An ability to work with design community in solving critical designs problems to achieve desired performance, area and power targets. Deployment of Synthesis solution with various customers working on groundbreaking technologies (7nm and forward). We require to develop & deploy training and technical support to customers using Siemens EDA tools. We dont need superheroes, just superminds! Experience & Qualifications: We are looking out for a candidate with ME/M.Tech in VLSI or Microelectronics with 7+ years of experience in RTL2GDSII, Physical Design with mainstream synthesis and P&R tools. We are looking for someone with hands on experience in Synthesis, DFT insertion, Logical Equivalence and Physical Design. We need hands-on experience with commercial synthesis tools such as Genus, DC, Fusion Compiler which is a must. Tapeout experience of 2 or more projects or proficient experience in implementation CAD flows and methodology. Hands on knowledge on place & route tools like Synopsys-lCC2, Cadence-Innovus or Aprisa and Logical Equivalence tools like Conformal is an advantage. Good understanding of timing, power, and area trade-offs. Knowledge on Static Timing concepts, hands on knowledge on Tempus, Primetime, knowledge on Physical Verification, DRC/LVS, IR drop analysis, hands on mPower etc is a plus. Do you have the ability to pick up new flows, learn on the job and influence QOR? Strong verbal and written communication skills; good presentation skills; good problem solving and debugging skills.

This role is based in Bangalore. But youll also get to visit other locations in India and globe, so need to go where this job takes you. In return, youll get the chance to work with teams impacting entire cities, countries, and the shape of things to come. This is the role: Lead a Team of Engineers working on solving the latest design challenged in Logic Synthesis Can you collaborate with RnD and drive the roadmap for next generation RTL2GDSII solution! An ability to work with design community in solving critical designs problems to achieve desired performance, area and power targets. Deployment of Synthesis solution with various customers working on groundbreaking technologies (7nm and forward). We require to develop & deploy training and technical support to customers using Siemens EDA tools. We dont need superheroes, just superminds! Experience & Qualifications: We are looking out for a candidate with ME/M.Tech in VLSI or Microelectronics with 7+ years of experience in RTL2GDSII, Physical Design with mainstream synthesis and P&R tools. We are looking for someone with hands on experience in Synthesis, DFT insertion, Logical Equivalence and Physical Design. We need hands-on experience with commercial synthesis tools such as Genus, DC, Fusion Compiler which is a must. Tapeout experience of 2 or more projects or proficient experience in implementation CAD flows and methodology. Hands on knowledge on place & route tools like Synopsys-lCC2, Cadence-Innovus or Aprisa and Logical Equivalence tools like Conformal is an advantage. Good understanding of timing, power, and area trade-offs. Knowledge on Static Timing concepts, hands on knowledge on Tempus, Primetime, knowledge on Physical Verification, DRC/LVS, IR drop analysis, hands on mPower etc is a plus. Do you have the ability to pick up new flows, learn on the job and influence QOR? Strong verbal and written communication skills; good presentation skills; good problem solving and debugging skills.

As a Scribe CAD Staff Engineer at Micron Technology, Inc., you will be enabling and deploying layout automation concepts to enhance memory design teams productivity. You will be collaborating with multiple global teams like CAD, Memory design, and Technology development teams. Responsibilities and Tasks include, but not limited to: Work closely with memory design and technology development teams and resolve their daily challenges and develop comprehensive solutions for future. Proactively identify problem areas for improvement, propose, and develop innovative solutions. Continuously evaluate and implement new tools and technologies to improve the current automation flows. Demonstrate growth mindset and work towards submitting patent disclosures and research papers. Provide guidance and mentorship to junior members of the team. Qualifications: Advanced understanding of PDK development/validation, EDA tools and CAD flows. Develop and enable programmatically defined P-cell (Parameterized layout generator) devices for memory layout modules. Implement advanced methodologies for layout automation which can be scalable between technologies and enhance design workflow. Good understanding of programming fundamentals, as well as exposure to various programming languages including: Skill/Skill++ (Cadence), Perl, Python, Tcl. Experience of developing physical verification collaterals using SVRF. Working experience of Physical Verification flow and analyzing/debugging DRC, ERC, LVS, DFM, Antenna and rule deck issues. Good understanding of basic CMOS process manufacturing and layout design rules. Working knowledge of Linux is a must. Excellent problem-solving skills with attention to detail. Ability to work in a dynamic environment. Proficiency in working effectively with global teams and stakeholders. 8+ years of relevant experience. Education: A Bachelors or Masters degree in Computer Science, Computer Engineering, Electrical Engineering or Electronics Engineering.