Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
5.0 years
0 Lacs
Hyderabad, Telangana, India
On-site
We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: You are an experienced and highly motivated ASIC Physical Design Engineer with a passion for technology and a knack for problem-solving. With over 5 years of relevant experience, you have honed your skills in state-of-the-art CAD tools and technologies, specifically ICC2/FC, ICV, ...
Posted 5 months ago
2.0 years
0 Lacs
Noida, Uttar Pradesh, India
On-site
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence Design Systems is looking for a highly motivated engineer to be part of the Modus R&D team, with a focus on validating and supporting Design-for-test (DFT) technologies. Candidate must have 2+ years of experience in DFT/ATPG/ASIC Design flows and knowledge of RTL Verilog/VHDL coding styles, Synthesis. This position requires excellent communication skills (written and oral) to interface with Product Engineers (PEs) and R&D and will occasionally also involve direct customer support responsibilities. Will work on complex problems that require innovative thinking, debugging custo...
Posted 5 months ago
2.0 years
0 Lacs
Chennai, Tamil Nadu, India
On-site
Company Qualcomm India Private Limited Job Area Engineering Group, Engineering Group > Hardware Engineering General Summary Be a member of the team that plays a significant role in ensuring the quality of Connectivity SoCs through structured DFT, Automatic Test Pattern Generation (ATPG) and Memory Built-In Self-Test (MBIST) techniques. Primary Responsibilities Will Include, ▪ Interface with design team to ensure DFT design rules and coverages are met. ▪ Generating high quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models through the use of on-chip test compression techniques. ▪ MBIST verification (including repair), test pattern generation through Mentor...
Posted 5 months ago
12.0 years
0 Lacs
Bengaluru East, Karnataka, India
On-site
Expert in implementing Scan insertion, LPCT, LBIST, Hybrid-TK, Compression Logic and DRC analysis of implemented Testability logic structures. In your new role you will: Responsible for SoC DFT Architecture definition/implementation/verification/silicon debug of SoC/Full Chip. Need to implement Scan insertion, LPCT, LBIST, Hybrid-TK, Compression Logic and DRC analysis of implemented Testability logic structures. Responsible for ATPG, DRC analysis, Test coverage debug, Memory BIST implementation and verification. Owner ship of JTAG/BSCAN/iJTAG, P1500 implementation and verification, Stuck-at/TDF/Bridging/Cell-aware/iddq fault models. Good debug skills in ZERO delay and SDF based scan/MBIST/JT...
Posted 5 months ago
2.0 years
0 Lacs
Noida, Uttar Pradesh, India
On-site
Job Details The Candidate will be involved in all aspects of DFT with prime focus on selected Deliverables. He/She will get exposure to SoC level DFT practices and Post-Silicon Debugs. The Team is responsible for delivering Ultra Low Power MCUs that will cater to today's IOT & Edge Processing Needs with applications varying from industrial to consumer wearable devices. Requirements BTech/ MTech with minimum 2years of Relevant Experience. Strong DFT Concepts with HandsON experience on DFT Tools & Methodologies. Experience on ATPG, Scan Insertion, DFT-DRCs, GLS, is preferred. Perl/TCL Scripting. Strong Analytical & Problem Solving Skills MBIST/LBIST is a plus More information about NXP in Indi...
Posted 5 months ago
0 years
0 Lacs
Bengaluru, Karnataka, India
On-site
Alternate Job Titles: DFT Solutions Engineer Design for Test Engineer DFT Project Engineer We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: An experienced Solutions Engineer with a proven track record in project execution and overall project management within the semiconductor industry. You excel in deploying Synopsys DFT techno...
Posted 5 months ago
10.0 years
0 Lacs
Greater Hyderabad Area
On-site
DFT Lead / Manager Location: Bangalore Description Our main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips. we will continue to integrate the latest electronic and electrical architecture (E/EA) designs from automakers, realize the demands of the next-generation software-defined vehicle, and apply a chip design-oriented, human-centric service-oriented architecture (SOA) to the automotive field. This approach aims to meet the diverse neaeds of users and provide consumers with a new user experience. Job Location: Bangalore We are seeking a skil...
Posted 5 months ago
10.0 years
0 Lacs
Greater Bengaluru Area
On-site
DFT Lead / Manager Location: Bangalore Description Our main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips. we will continue to integrate the latest electronic and electrical architecture (E/EA) designs from automakers, realize the demands of the next-generation software-defined vehicle, and apply a chip design-oriented, human-centric service-oriented architecture (SOA) to the automotive field. This approach aims to meet the diverse neaeds of users and provide consumers with a new user experience. Job Location: Bangalore We are seeking a skil...
Posted 5 months ago
2.0 years
3 - 9 Lacs
Noida
On-site
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams ...
Posted 5 months ago
3.0 years
0 Lacs
Bengaluru, Karnataka, India
On-site
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience. 3 years of experience with multiple SoCs with Silicon success. Experience with chip design flow. Preferred qualifications: Experience in micro-architecture and coding in one or more of the following areas: memory compression, interconnects, coherence, cache. Knowledge of ARM based SoC, Debug (coresight). Understanding of cross-domain involving domain validation, design for testing, physical design, and software. Understanding of Verilog or System Verilog language. Proficiency with ASIC design methodologies for front quality checks like; Lint, CDC/RD...
Posted 5 months ago
2.0 - 7.0 years
6 - 15 Lacs
Hyderabad, Chennai, Bengaluru
Work from Office
Role & responsibilities DFT Engineer Must-Have: •Tools: Synopsys DFT Compiler, Tessent, Mentor TestKompress, Tetramax, Fastscan •Techniques: •Scan Insertion (ATPG) •Boundary Scan (JTAG) •MBIST, LBIST •Compression techniques •Stuck-at, Transition fault models •Simulation and validation of test vectors •DFT signoff and coverage reports •STA constraint generation for test modes Nice-to-Haves: •Tapeout experience •Knowledge of low-power test techniques •Integration of DFT at SoC level Common Green Flags Across Roles: •Product or IP ownership •Clear mention of project responsibilities (not just team contribution) •Mention of tapeouts or silicon-proven designs •Stable employment history (avoiding ...
Posted 5 months ago
2.0 - 7.0 years
2 - 7 Lacs
Noida, Uttar Pradesh, India
On-site
Deploying Synopsys DFT technologies on key customers designs and successfully executing the project. Acting as the focal point of contact and managing all external and internal communications across cross-functional teams. Planning and directing project schedules, identifying and escalating issues, and driving problems to resolution. Identifying and managing risks, ensuring the completion of projects on schedule and with high quality. Organizing interdepartmental activities and ensuring clear and concise communication. Working closely with internal teams (Applications Engineering, R&D) to meet customer requirements and achieve goals and targets. The Impact You Will Have: Ensure successful de...
Posted 5 months ago
4.0 years
0 Lacs
Hyderabad, Telangana, India
On-site
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams ...
Posted 5 months ago
10.0 - 15.0 years
10 - 16 Lacs
Bengaluru / Bangalore, Karnataka, India
On-site
Providing expertise for test solutions during design planning, budgeting, and implementation. MBIST implementation and validation, including BIST architecture planning, memory grouping, pattern generation, validation, silicon bring-up, diagnostics analysis, and debug. Participating in customer s design and flow reviews. Driving, prototyping, and developing new Design for Test methodologies. Multitasking across various issues and priorities to help customers exploit new technologies. Collaborating with Solution Architects to develop and productize next-gen test technologies. The Impact You Will Have: Enhancing Synopsys ability to deliver cutting-edge test solutions that meet customer needs. C...
Posted 5 months ago
3.0 - 8.0 years
3 - 8 Lacs
Bengaluru / Bangalore, Karnataka, India
On-site
Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content Join us to transform the future through continuous technological innovation, You Are: An experienced Solutions Engineer with a proven track record in project execution and overall project management within the semiconductor industry You excel in deploying Synopsys DFT technologies on customer designs, ensuring projects are completed on schedule and with high quality You are adept at managing multiple projects simultaneously, recognizing and mitigating...
Posted 5 months ago
4.0 - 9.0 years
15 - 30 Lacs
Kochi
Hybrid
Greeting with HCL Tech! We were looking somebody who is having experience in DFT Experience: 4 to 10 Years Location: Kochi Hands-on experience with Scan, EDT, SSN insertion, ATPG coverage improvement, Pattern Generation/Simulation. Should have expertise on Simulation debug No-timing/Timing. Hands-on Experience to do MBIST Insertion, Verification including Repair mode, Pattern generation. Spy Glass experience to resolve DFT DRC at RTL stage. SoC Translation flow, Patterns hand-off. Post Silicon Debug on Tester. Strong co-working experience with other dependent functions, Constraints development, STA & Physical Design. Should be able to handle team of 4-6 members. Drive team towards meeting Mi...
Posted 5 months ago
2.0 years
0 Lacs
Noida, Uttar Pradesh, India
On-site
Company Qualcomm India Private Limited Job Area Engineering Group, Engineering Group > Hardware Engineering General Summary As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to ...
Posted 5 months ago
10.0 - 15.0 years
12 - 17 Lacs
Bengaluru
Work from Office
Your Impact Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows. Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & st...
Posted 5 months ago
3.0 years
0 Lacs
Bhubaneswar, Odisha, India
On-site
Alternate Job Titles: ASIC Design Engineer Digital Design Engineer Senior ASIC Engineer We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. PVT Sensor IP development is a critical offering for process, voltage, temperature, and other monitoring IPs within SOC subsystem. Synopsys is a market leader for these IP developments which are integral parts of Silicon lifecycle monitoring. You ...
Posted 5 months ago
10.0 - 15.0 years
0 - 0 Lacs
Bengaluru
Work from Office
Overview: TekWissen is a global workforce management provider throughout India and many other countries in the world. Position: DFT Lead/Manager Location: Bangalore Work Type: Onsite Job Type: Full time Job Description: Minimum 10+ years of Experience in DFT/DFX. • Complete ownership of the DFT from Architecture to ATE Silicon Bringup support • Hands on experience in JTAG & IJTAG protocols, MBIST and scan architectures. • Verification skills including System Verilog, LEC and validating test timing of the design • Hands on in Scan Structure insertion in RTL • Handson in Mbist insertion • ATPG • Coverage • GLS in notiming & timing domain • Post Tapeout, Pattern delivery and Silicon bringup sup...
Posted 5 months ago
1.0 - 4.0 years
2 - 5 Lacs
Bengaluru
Work from Office
Understand the design specification , PowerOn Specification, and Power management specification. Understand boot firmware and reset flow. And/or Power management flow. Develop skills in IBM BIST verification tools and apply them successfully Develop the verification environment and test bench Debug fails using waveform, trace tools and debug RTL code Work with Design team in resolving/debugging logic design issues and responsible for deliveries Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise 3-6years of experience in Design Verification - demonstrated execution experience of verification of logic blocks Strong in SoC veri...
Posted 5 months ago
2.0 - 6.0 years
5 - 9 Lacs
Bengaluru
Work from Office
We are seeking highly motivated DFT engineer to be part of Hardware team. Join a great team of engineering professionals who are involved in development, validation, and delivery of DFT patterns for IBM’s microprocessor chip design team. As a member of functional DFT team ( Power on Reset, Architecture Verification Program, Array BIST teams ), you will be required but not restricted to pattern generation, simulation, validation, characterization, delivery to TAE, IBM’s Hardware Bring-up and Silicon Debug Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise 5-9 years experience in DFT on complex designs involving scan insertion...
Posted 5 months ago
6.0 - 8.0 years
25 - 40 Lacs
Bengaluru
Work from Office
The engineer should be well versed in Verilog/VHDL RTL coding, experienced in using Mentor DfT tools and Cadence tools. The engineer needs to have hands-on experience in scan insertion, JTAG, ATPG DRC and coverage analysis, Simulation debug with timing/SDF. Candidate with LBIST and Mixed Signal Radar IC experience is highly desirable Must be proactive, collaborative and detail-oriented capable of exercising independent judgment The engineer with experience on debug and root cause the problem in simulation failures Self-motivation, flexibility, with strong interpersonal skills. Effective communication skills, oral and written skills.
Posted 5 months ago
6.0 years
0 Lacs
New Delhi, Delhi, India
On-site
Responsibilities DFT Engineer Bangalore, India 6+ years experience in DFT In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis Analyze design and propose best compression technique Debug and resolve the DRC issues Work with front end team to provide the solutions and make sure DFT DRCs are fixed Generating high quality manufacturing ATPG test patterns for (SAF) stuck-at, transition fault (TDF), Path Delay fault (PDF) models and through the use of on-chip test compression techniques Working experience in Synopsis TetraMax/DFTMax and Cadence Encounter Test is required In depth knowledge and hands on experience in MBIST i...
Posted 5 months ago
9.0 - 14.0 years
15 - 20 Lacs
Bengaluru
Work from Office
locationsIndia, Bangalore time typeFull time posted onPosted 9 Days Ago job requisition idJR0274850 Job Details: About The Role : We are looking for Senior DFT Design Engineers to join our team who are ready to make significant impacts in graphics and visual computing. As a member of the GHI DFT group, you will be responsible for one or more of the following activities: You will work on the design, RTL/GLS validation, automation, and/or timing analysis for Scan/ATPG and/or DFT/JTAG controller You will also contribute or be involved with trace/pattern generation efforts as well as post-silicon enabling, debug support, and/or analysis of the DFx features/content types you are responsible for. ...
Posted 5 months ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
123151 Jobs | Dublin
Wipro
40198 Jobs | Bengaluru
EY
32154 Jobs | London
Accenture in India
29674 Jobs | Dublin 2
Uplers
24333 Jobs | Ahmedabad
Turing
22774 Jobs | San Francisco
IBM
19350 Jobs | Armonk
Amazon.com
18945 Jobs |
Accenture services Pvt Ltd
18931 Jobs |
Capgemini
18788 Jobs | Paris,France