Senior DFT Engineer/Lead Scalable Systems

12.0 - 18.0 years

30 - 45 Lacs

Kolkata, Hyderabad, Ahmedabad

Work from Office

Works independently with minimal supervision. Provides supervision/guidance to other team members. Having strong decision making and technical leadership skills. Having good verbal and written communication skills to convey complex information.

Posted 3 months ago

AI Match Score

Apply

Senior/lead DFT Engineer (SCAN) TekWissen

8.0 - 12.0 years

1 - 1 Lacs

Bengaluru

Work from Office

Overview: TekWissen is a global workforce management provider throughout India and many other countries in the world. Position: Senior/lead DFT Engineer (SCAN) Location: Bangalore Work Type: Onsite Job Type: Full time Job Description: Minimum 8+ years of experience in Scan insertion and with good understanding of RTL • Should be able to understand DFT Architecture and perform Scan insertion • Good understanding of RTL • Good understanding of Pin Muxing • Debug S1/S2 violation during Scan insertion • Test point insertion • Support ATPG engineer to debug Scan ATPG DRC's and cove TekWissen Group is an equal opportunity employer supporting workforce diversity.

Posted 4 months ago

AI Match Score

Apply

Dft Design Engineer Sivaltech

5.0 - 8.0 years

20 - 27 Lacs

bengaluru

Work from Office

he engineer should be well-versed in Verilog/VHDL RTL coding and experienced in using Mentor DfT tools and Cadence tools. Key requirements include: Hands-on experience in scan insertion, JTAG, ATPG DRC, and coverage analysis Proficiency in simulation debug with timing/SDF Experience with LBIST and Mixed Signal Radar ICs is highly desirable Ability to debug and root cause simulation failures Must be proactive, collaborative, and detail-oriented, capable of exercising independent judgment Role & responsibilities Preferred candidate profile

Posted Date not available

AI Match Score

Apply

Senior Engineer Sivaltech

5.0 - 10.0 years

17 - 27 Lacs

bengaluru

Work from Office

Role & responsibilities • Hands-on experience in scan insertion, JTAG, ATPG DRC, and coverage analysis Proficiency in simulation debug with timing/SDF Experience with LBIST and Mixed Signal Radar ICs is highly desirable Ability to debug and root cause simulation failures Must be proactive, collaborative, and detail-oriented, capable of exercising independent judgment Preferred candidate profile Immediate joining

Posted Date not available

AI Match Score

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.