8 Asic Designs Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

4.0 - 8.0 years

0 Lacs

karnataka

On-site

Role Overview: You will be joining our Flow Development Team as an EDA Flow Developer, where you will play a crucial role in designing and developing Flows for IR and EM technology-based solutions for ASIC designs. Your main focus will be on ensuring signal integrity, power integrity, and thermal management for cutting-edge projects. Collaborating with cross-functional teams and staying updated with the latest advancements in IR and EM technology will also be key aspects of your role. Key Responsibilities: - Design and develop Flows for IR and EM technology-based solutions for ASIC designs, with a focus on signal integrity, power integrity, and thermal management. - Collaborate with cross-fu...

Posted 2 weeks ago

AI Match Score
Apply

5.0 - 9.0 years

0 Lacs

chennai, tamil nadu

On-site

As a senior physical design engineer, your role involves mentoring and coaching junior team members throughout the design process. You will provide technical guidance and support, ensuring optimal design quality and performance. Your responsibilities include: - Reviewing and providing feedback on floorplans, placement, and routing strategies. - Guiding the team in achieving timing closure targets through effective analysis and optimization techniques. - Collaborating with cross-functional teams to address design challenges and meet project goals. - Developing and maintaining best practices for physical design implementation. - Staying updated with industry trends and advancements in physical...

Posted 2 weeks ago

AI Match Score
Apply

1.0 - 3.0 years

0 Lacs

bengaluru, karnataka, india

On-site

Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 1 year of experience with creating/using verification components and environments in UVM methodology at IP or Subsystem level. Experience developing and maintaining design verification (DV) testbenches, test cases, and test environments. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. Experience with image processing, computer vision or machine learning IPs. Experience with AMBA (APB/AXI/ACE) or other standard protocol...

Posted 4 weeks ago

AI Match Score
Apply

12.0 - 16.0 years

0 Lacs

karnataka

On-site

Role Overview: As a Silicon Design Engineer in the AMD AECG ASIC TFM (Tools Flows Methodology) team, you will collaborate with design experts to develop the best implementation methodologies and flows for the BE flows. Key Responsibilities: - Define and drive key Backend/Physical Design methodologies. - Collaborate with AMD CAD Teams, Design team, and physical design teams to ensure smooth end-to-end design flows. - Assist in defining roadmaps for existing flows and provide technical support for challenging technical debug. - Gather requirements from design teams and devise strategies to address critical technical issues. - Engage in Floor-plan, Physical Implementation of Power-plan, Synthes...

Posted 1 month ago

AI Match Score
Apply

3.0 - 7.0 years

3 - 7 Lacs

bengaluru, karnataka, india

On-site

Meta is looking for an ASIC Engineer, Physical Design to join our dynamic team and embark on a rewarding career journey. Your role involves working on complex projects and ensuring that ASICs meet performance, power, and area requirements. Key Responsibilities: Design Planning: Collaborate with cross-functional teams to define project goals, scope, and design requirements for ASIC projects. Establish design plans, including specifications, milestones, and budgets. Architecture and Microarchitecture: Create architectural and microarchitectural specifications for ASIC designs, outlining high-level structure and functionality. RTL Design: Implement ASIC designs using hardware description langua...

Posted 1 month ago

AI Match Score
Apply

4.0 - 10.0 years

0 Lacs

hyderabad, telangana

On-site

As a Hardware Engineer at Qualcomm India Private Limited, you will be responsible for the physical design aspects of ASICs, including Place and Route (PnR) flow and methodology. Your key responsibilities will include: - Executing complete PD ownership from netlist to GDS2, encompassing HM level PV, LEC, low-power checks, PDN, and STA closure - Implementing Voltage Islands and low power methodologies, flows, and implementation - Debugging Congestion and Clock Tree Synthesis (CTS) issues - Utilizing PnR tools such as Innovus/Fusion compiler and flow - Familiarity with Sign-off methodologies and tools (PV/PDN/STA/FV/CLP/Scan-DRC(tk)) - Enhancing existing methodologies and flows - Proficiency in...

Posted 1 month ago

AI Match Score
Apply

12.0 - 17.0 years

14 - 18 Lacs

Bengaluru, Karnataka, India

On-site

THE ROLE: We are looking for an adaptive, self-motivative design engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMDs abilities to deliver the highest quality, industry-leading technologies to market. The Physical Design Engineering team furthers and encourages continuous technical innovation to showcase successes as well as facilitate continuous career development. THE PERSON: Engineer with good attitude who seeks new challenges and has good analytical and communication skills. Candidate needs to have the ability and desire to learn quickly and should be a good team player. KEY RESPONSIBLITIES: Handling SOC floorplanning/Parti...

Posted 3 months ago

AI Match Score
Apply

2.0 - 7.0 years

3 - 15 Lacs

Bengaluru, Karnataka, India

On-site

We are looking for an experienced Physical Design Engineer responsible for complete physical design and implementation, including floor planning, P&R, timing closure, power and noise analysis, and back-end verification across multiple advanced node projects. Key Responsibilities: Perform chip floor planning, power/clock distribution, P&R, and chip assembly Achieve timing closure and conduct power/noise analysis Manage complete netlist to GDSII flow for ASIC designs Handle synthesis, STA, and physical implementation of hard-macros and/or full-chip designs Collaborate across teams to ensure successful backend design and delivery Utilize low-power design techniques and apply them effectively in...

Posted 3 months ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies