Analog Circuit Design (PLL) Engineer

As a Senior Analog Circuit Design Engineer for High-Speed Interface - PLL at Samsung Semiconductor India R&D Center in Bangalore, you will have the opportunity to work on cutting-edge silicon solutions that push the limits of computing. With 5-12 years of relevant experience in Analog and Mixed Signal Design, you will be responsible for designing low jitter and high-frequency PLLs, both LC and Ring-based, as well as General Purpose ADCs, thermal sensors IP, high-speed Serdes, LDOs, BGRs, and other power management blocks. Your role will involve full IP design cycle exposure in advanced Samsung foundry processes of 4nm and below. You will be part of a team that thrives on solving complex digital design challenges and is passionate about creating high-performance hardware architectures. Your expertise in computer architecture and storage systems will be highly valued as you contribute to the development of innovative semiconductor solutions that cater to a wide range of market segments, from hyper-scale data centers and automotive to IoT, mobile, and consumer electronics. Working at Samsung Semiconductor India R&D Center, the largest R&D center outside Korea for Samsung Electronics, you will collaborate with engineers involved in strategic projects and cutting-edge technologies. Your role will offer diverse exposure to different domains, projects, products, clients, and countries, allowing you to conduct research in new and emerging areas of technology. Innovation and creativity are key values at SSIR, and you will play a crucial role in providing high reliability, high performance, and value-added services that contribute to Samsung Electronics" excellence in product delivery. If you are ready for a challenging design experience and keen on silicon validation, we invite you to share your CV with us at rajkumar.p@samsung.com to explore this exciting opportunity in Bangalore, Karnataka. Join us at Samsung Semiconductor and be a part of a dynamic team that drives innovation and values intellectual property protection.,