TitlePE and LB timing

As a candidate for the position in Bengaluru, you should possess a minimum of 5 years of experience in the field. Your responsibilities will include: - .LIB timing file generation - Verilog Modelling - Analog design characterization - Familiarity with Cadence Spectre and Synopsys Hspice - Assist with Analog Quality Checks including EM/IR simulation In addition to the technical skills mentioned above, you should have: - Embedded product knowledge such as UFS and eMMC - Proficiency in Embedded C, C++, and Python - Background in automation - Experience in debugging using tools like T32 would be highly valued If you meet the criteria mentioned above and are seeking a challenging opportunity in the field, we encourage you to apply for this position.,