Staff ASIC Verification Engineer

3 - 7 years

3 - 7 Lacs

Noida, Uttar Pradesh, India

Posted:2 weeks ago| Platform: Foundit logo

Apply

Skills Required

Uvm VHDL Asic verification

Work Mode

On-site

Job Type

Full Time

Job Description

Participate in development of verification test plan, verification environment documentation, and test environment usage documentation. Evaluate and exercise various aspects of the development flow. May include such items as Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics (functional coverage and code coverage). Collaborate with architects, designers, VIP team, and peers to accomplish all verification goals. Identify design problems, possible corrective actions, and/or inconsistencies on documented functionality. Adhere to quality standards and good test and verification practices. May work to coach junior engineers and help them in debugging complex problems. Key Qualifications: Proven desire to learn and explore new state-of-the-art technologies. Demonstrate good written and spoken English communication skills. Demonstrate good review and problem-solving skills. Knowledgeable with Verilog, VHDL, and/or SystemVerilog. Knowledgeable with scripting languages (BASH/TCSH/PERL/PYTHON/TCL) is a plus. Understanding of verification methodology such as UVM. Good organization and communication skills. 5+ years of relevant experience.

Mock Interview

Practice Video Interview with JobPe AI

Start Uvm Interview Now
Synopsys
Synopsys

Software Development

Sunnyvale California

10001 Employees

617 Jobs

    Key People

  • Aart de Geus

    Co-CEO and Chairman
  • Chi-Foon Chan

    Co-CEO and President

RecommendedJobs for You

Hyderabad / Secunderabad, Telangana, Telangana, India

Pune, Maharashtra, India