3 - 5 years
3 - 7 Lacs
Posted:2 weeks ago|
Platform:
On-site
Full Time
What You ll Need: Hands-on/lead experience with subsystems/SoC design, architecture, and implementation Proficiency in Verilog/System Verilog coding and simulation tools Experience with implementation flows such as synthesis flow, lint, CDC, and low power Strong understanding of one or more protocols: AMBA, DDR, PCIe, Ethernet, USB, UFS Programming skills in System Verilog, TCL, Perl, or Python
Synopsys
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Synopsys
Bengaluru / Bangalore, Karnataka, India
3.0 - 7.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
2.0 - 6.0 Lacs P.A.
Tarapur, Bihar, India
Experience: Not specified
2.0 - 5.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.0 - 4.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
1.0 - 5.5 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
8.0 - 14.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
10.0 - 15.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
7.0 - 10.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
5.0 - 8.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
5.0 - 8.0 Lacs P.A.