Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
10.0 - 14.0 years
0 Lacs
hyderabad, telangana
On-site
You will be responsible for leading Static Timing Analysis (STA) and Place and Route (PNR) activities for complex subsystems within ASIC/SoC design. Your focus will be on achieving robust timing closure and optimizing physical implementation in terms of power, performance, and area. Your role will involve developing and refining methodologies for STA and PNR specifically tailored to address the challenges posed by large, multi-interface, or mixed-signal subsystems. You will drive automation and validation of timing and physical design data across subsystem boundaries to ensure seamless integration. As a key member of the team, you will mentor and guide junior engineers, fostering their technical growth and promoting knowledge sharing within subsystem teams. Collaboration across functions to address design, timing, and physical implementation challenges unique to complex subsystem integration will be a crucial aspect of your responsibilities. Your excellent communication skills will be essential for presenting technical solutions and leading discussions with internal teams and customers, especially in relation to subsystem-level trade-offs and integration. To be successful in this role, you should have at least 10 years of experience in STA and PNR for complex subsystems within ASIC/SoC design, including expertise in advanced technology nodes (7nm or below). Proficiency in tools such as Synopsys PrimeTime, Cadence Tempus for STA, and Synopsys ICC2, Cadence Innovus for PNR applied to large, multi-block, or hierarchical subsystems is required. Experience in timing closure, floorplanning, placement, clock tree synthesis, routing, and physical verification for high-complexity subsystems is essential. Additionally, you should be proficient in scripting languages (Tcl, Perl, Python) for automating STA and PNR flows across multiple subsystem blocks. A deep understanding of SoC design flows and experience collaborating across frontend, physical design, and verification teams to integrate complex subsystems will be advantageous. Background knowledge in high-speed interfaces or mixed-signal SoC subsystems is preferred. Join Renesas to be a part of a global team dedicated to building a sustainable future where technology enhances lives and shapes the world of electronics. Let's shape the future together at Renesas.,
Posted 1 week ago
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
40175 Jobs | Dublin
Wipro
19626 Jobs | Bengaluru
Accenture in India
17497 Jobs | Dublin 2
EY
16057 Jobs | London
Uplers
11768 Jobs | Ahmedabad
Amazon
10704 Jobs | Seattle,WA
Oracle
9513 Jobs | Redwood City
IBM
9439 Jobs | Armonk
Bajaj Finserv
9311 Jobs |
Accenture services Pvt Ltd
8745 Jobs |