Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home
>
Jobs in hyderabad
>
Silicon Labs
>
Lead RTL Design Engineer - ( Mixed-Signal IPs)

Lead RTL Design Engineer - ( Mixed-Signal IPs)

Silicon Labs

5 - 10 years

7 - 12 Lacs

hyderabad

Posted:Just now| Platform:

Apply

Skills Required

wireless automation simulation digital design analog soc verilog perl spi python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Role Overview

The RTL Design Engineer for Mixed-Signal IPs is responsible for developing, integrating, and verifying digital RTL blocks within mixed-signal subsystems that combine analog and digital functionalities. This role requires a deep understanding of digital design principles, interface with analog/mixed-signal teams, and strong verification and integration skills to ensure high-quality, low-power, and functionally robust IP delivery. The engineer will work closely with system architects, analog designers, and SoC teams to enable seamless integration of mixed-signal IPs into complex SoCs.

Key Responsibilities

Develop synthesizable, high-quality RTL for mixed-signal IPs such as ADC/DAC interfaces, PLL/DLL control, power management units, and sensor front-ends.
Collaborate with analog design engineers to define digital-analog interface specifications, control logic, and communication protocols.
Ensure correct functionality and performance of mixed-signal IPs through behavioral modeling, simulation, and co-verification with analog components.
Participate in design reviews, micro-architecture definition, and documentation of IP functionality and timing interfaces.
Perform design quality checks including lint, CDC, RDC, and synthesis readiness analyses.
Collaborate with verification engineers to define test plans, drive coverage closure, and debug issues across digital and analog boundaries.
Integrate mixed-signal IPs into SoC top-level RTL and resolve functional or timing issues during full-chip validation.
Contribute to continuous improvement of design methodologies, automation scripts, and reuse strategies for mixed-signal IP development.

Qualifications

5-10 years of experience in digital RTL design with strong exposure to mixed-signal IP or subsystem development.
Proficiency in Verilog/SystemVerilog and experience with synthesis and static verification flows (lint, CDC).
Familiarity with analog/mixed-signal concepts such as signal sampling, clocking, calibration, and power management.
Hands-on experience with mixed-signal co-simulation tools (Cadence AMS Designer, Synopsys VCS AMS, etc.) is a plus.
Good understanding of digital communication protocols (SPI, I2C, APB, AXI).
Exposure to scripting (Python, Perl, TCL) for automation and design flow enhancements.
Experience working in cross-functional environments involving analog, verification, and SoC integration teams.

Education

B.E./B.Tech or M.S./M.Tech in Electrical Engineering, Electronics, or Computer Engineering.

Key Competencies

Strong understanding of digital design and verification fundamentals.
Ability to work effectively across analog and digital domains in a collaborative environment.x
Excellent debugging, problem-solving, and analytical skills.
Good communication and documentation abilities.
Passion for quality, efficiency, and innovation in mixed-signal IP design.

Success Metrics

Timely delivery of functionally correct and synthesis-ready RTL for mixed-signal IPs.
High quality and robustness verified through simulation, lint, and CDC sign-off.
Effective collaboration with analog and SoC teams ensuring smooth IP integration.
Contributions to methodology and flow improvements enhancing team efficiency.

Benefits Perks :

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

Equity Rewards (RSUs)
Employee Stock Purchase Plan (ESPP)
Insurance plans with Outpatient cover
National Pension Scheme (NPS)
Flexible work policy
Childcare support

More Jobs at Silicon Labs

Senior IoT Project manager - Embedded SW Development

Hyderabad

7 - 11 yrs

INR 9 - 13 Lacs

Project Manager II

Hyderabad, Telangana, India

Experience: Not specified

Salary: Not disclosed

Engineer I - Apps

Hyderabad, Telangana, India

Experience: Not specified

Salary: Not disclosed

Senior IT Service Desk

Hyderabad, Telangana, India

Experience: Not specified

Salary: Not disclosed

Data Engineer I

Hyderabad

2.0 - 4.0 yrs

INR 4 - 6 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Silicon Labs

Semiconductors

Austin

Login to

Please Verify Your Phone or Email

Confirm Action

Lead RTL Design Engineer - ( Mixed-Signal IPs)