3.0 - 6.0 years

0 Lacs

hyderabad, telangana, india

On-site

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Experience : 3 to 6 + Years Qualification : BE or B.Tech / ME or M.Tech Responsibilities Chip Level IO Planning, Bump Planning and RDL Routing Coordination with FCFP and Block Owners for the RDL integration IP Integration activities for PLL, PVT Sensors etc Required Skills 3+ years of experience in IO & RDL Handson experience in IP DRC and LVS checks and IP Integrations Good in debugging the LVS issues related to IO Plan Good understanding of Latch up issues, soft checks etc. Understanding of PnR flow Good exposure to Cadence EDA or any other tool set needed for IO & RDL Optional Ski...

Posted 1 month ago

AI Match Score

Apply

Physical Design Engineer Magnus Hr Consulting

2.0 - 7.0 years

15 - 30 Lacs

Hyderabad, Bengaluru

Work from Office

Along with GF- 28nm tech node is "Experience in Mixed signal and Digital hierarchical SoC Designs. Engineers with complete PnR knowledge, Signoff, timing and PV Experience in Mixed signal and Digital hierarchical SoC Designs.

Posted 3 months ago

AI Match Score

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.