Principal Engineer - ASIC Digital Design IP Development (Ethernet/UALink Protocols) Synopsys Inc

12.0 - 14.0 years

0 Lacs

bengaluru, karnataka, india

On-site

Alternate Job Titles: Principal Engineer - ASIC Digital Design IP Development (Ethernet/UALink Protocols) We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: You are a highly experienced and passionate ASIC Digital Design expert with a strong track record in architecting, implementing, and delivering cutting-edge RTL designs for hi...

Posted 3 weeks ago

AI Match Score

Apply

Lead DFT Engineer ACL Digital

7.0 - 9.0 years

0 Lacs

bengaluru, karnataka, india

On-site

Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products. Key Responsibilities: Define and drive DFT strategy and architecture for multiple ASIC/SoC projects. Lead implementation and verification of DFT features like: Scan insertion and compression (e.g., EDT) ATPG pattern generation and fault grad...

Posted 2 months ago

AI Match Score

Apply

Lead RTL Design Modernize Chip Solutions (MCS)

7.0 - 11.0 years

0 Lacs

karnataka

On-site

We are seeking an experienced RTL Design Engineer to be a part of our advanced ASIC/SoC development team in Bengaluru. As an RTL Design Engineer, you will be responsible for developing high-quality, synthesizable RTL code using Verilog/SystemVerilog and integrating complex IPs and subsystems into high-performance SoCs. Collaboration with system architects, contribution to micro-architecture, and ensuring design quality through checks like Lint, CDC, and Synthesis will be key aspects of this role. Your responsibilities will include leading SoC-level integration activities, providing technical guidance in design reviews, and interfacing with cross-functional teams for smooth bring-up and signo...

Posted 4 months ago

AI Match Score

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.