3 Parasitic Extractions Jobs

Setup a job Alert
JobPe aggregates results for easy application access, but you actually apply on the job portal directly.

5.0 - 9.0 years

0 Lacs

karnataka

On-site

As a Physical Design Engineer with Innovus skills, your role will involve the following key responsibilities: - Solid experience in place & route flow, including placement guidelines, clock-tree synthesis, routing, and timing optimizations. - Experience with hierarchical designs and/or Low Power implementation is considered an advantage. - Proficiency in Synthesis, interfacing with RTL, and implementation. - Expertise in Floorplan design, which includes placement of hard macros and congestion reduction techniques. - Familiarity with Static Timing Analysis activities, parasitic extractions, and sign-off requirements. - Knowledge of Physical Verification processes such as DRC/LVS/DFM and chip ...

Posted 1 day ago

AI Match Score
Apply

10.0 - 12.0 years

0 Lacs

bengaluru, karnataka, india

On-site

Hi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom or VLSI Engineering. Roles And Responsibilities Working on 10nm/7nm/5nm or lower nodes designs with various customers for deployment. Expertise in solving customers problems for critical designs to achieve desired performance, area, and power targets. Responsible for developin...

Posted 5 days ago

AI Match Score
Apply

5.0 - 9.0 years

0 Lacs

karnataka

On-site

You have solid experience in place & route flow, including placement guidelines, clock-tree synthesis, routing, and timing optimizations. Additionally, you have experience in hierarchical designs and/or Low Power implementation. Your expertise also extends to synthesis, interfacing with RTL, and implementation. You are skilled in floorplan design, which includes the placement of hard macros and congestion reduction techniques. Furthermore, you have experience in Static Timing Analysis activities, parasitic extractions, and sign-off requirements. Knowledge of Physical Verification (DRC/LVS/DFM, chip finishing) is considered an added advantage. Qualifications Required: - 5+ years of experience...

Posted 6 days ago

AI Match Score
Apply
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Featured Companies