Senior Engineer - Physical Design

He/She should be able to do block level/top-level floor planning, PG Planning, partitioning (for hierarchical designs), placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks and be able to fix the violations. Should have worked on 45nm, 28nm or lower node designs with advanced low power techniques such as voltage islands, power gating and substrate-bias.

• block level/top-level floor planning
• PG Planning
• partitioning (for hierarchical designs)
• placement
• scan-chain-reordering
• clock tree synthesis
• timing optimization
• SI aware routing
• timing analysis/closure and ECO tasks (timing and functional ECOs)
• SI closure
• design rule checks (DRC)
• logical vs. schematic (LVS) checks
• Antenna checks
• fix the violations
• work on 45nm, 28nm or lower node designs with advanced low power techniques such as voltage islands, power gating and substrate-bias

• Provide technical guidance, mentoring to physical design engineers.
• Interface with front-end ASIC teams to resolve issues.
• Excellent communication skills.
• Strong background of ASIC Physical Design: Floor planning, PR, extraction, IR Drop Analysis, Timing and Signal Integrity closure.
• Extensive experience and detailed knowledge in Cadence or Synopsys or Magma physical Design Tools.
• Expertise in scripting languages such as Perl, TCL.
• Strong Physical Verification skill set.
• Static Timing Analysis in PrimeTime or PrimeTime-SI.
• Good written and oral communication skills. Ability to clearly document plans.
• Ability to interface with different teams and prioritize work based on project needs.
• Experience: 3 to 8 Years.
• Location: Hyderabad.

• Scan-chain reordering
• Timing analysis/closure
• SI-aware routing
• Design rule checks (DRC) and LVS checks
• Cadence, Synopsys, Magma physical design tools