Design Engineer

12 years

0 Lacs

Bangalore Urban, Karnataka, India

Posted:5 days ago| Platform: Linkedin logo

Apply

Skills Required

design logic benchmarking technology synthesis timing constraints evaluation analysis annotation flow enablement integration checks development automation electrical engineering collaboration drive python scripting ai communication

Work Mode

On-site

Job Type

Full Time

Job Description

About the Company We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. About the Role In this role, you will be responsible for benchmarking various logic libraries across multiple technology nodes (40nm, 14nm, 10nm, 7nm, 5nm) using synthesis and PNR-based flows on real-world chips and blocks. You will collaborate closely with Timing Methodology and Signoff teams to ensure robust and efficient STA methodologies. Responsibilities Benchmark logic libraries across advanced technology nodes using synthesis and PNR flows. Collaborate with cross-functional teams to validate and refine timing constraints. Develop and maintain benchmarking frameworks for constraint validation and STA methodology evaluation. Perform comprehensive STA including timing analysis, DRCs, annotation issues, multivoltage flow enablement, noise and crosstalk analysis using Logic Libraries Integration flow checks. Contribute to the development and automation of STA flows and methodologies. Qualifications Bachelor’s or Master’s degree in Electrical or Electronics Engineering. 10–12 years of hands-on experience in STA, with proven tape-out experience as a block owner or lead. Deep understanding of STA concepts, timing constraints, and closure methodologies at both block and SoC levels. Proficient in handling timing-related issues such as DRCs, annotation, multivoltage flows, noise, and crosstalk. Strong collaboration skills and ability to work across teams to drive methodology improvements. Required Skills Proficiency in Python scripting. Overview/understanding of AI/GenAI would be added advantage. Experience in developing or enhancing STA flow automation. Familiarity with industry-standard EDA tools and flows. Preferred Skills Self-motivated with a proactive approach to problem-solving. Strong communication and interpersonal skills. Ability to work independently and as part of a global team. Show more Show less

Mock Interview

Practice Video Interview with JobPe AI

Start Design Interview Now
NXP Semiconductors
NXP Semiconductors

Semiconductor Manufacturing

Eindhoven Noord-Brabant

10001 Employees

68 Jobs

    Key People

  • Kurt Sievers

    President and Chief Executive Officer
  • Jennifer Wu

    Chief Financial Officer

RecommendedJobs for You