4 - 7 years
4 - 7 Lacs
Noida, Uttar Pradesh, India
Posted:2 weeks ago|
Platform:
On-site
Full Time
The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL). Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools. Experience in process automation with scripting. Experience with SystemVerilog, C++, UVM. Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog. Experience designing and implementing complex functional verification environments is required. Knowledge of protocols like PCIe, USB3/4, DP an added advantage.
Cadence Design Systems
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Mock Interview
Noida, Uttar Pradesh, India
Experience: Not specified
Salary: Not disclosed
Noida, Uttar Pradesh, India
4.0 - 7.0 Lacs P.A.
Noida, Uttar Pradesh, India
4.0 - 7.0 Lacs P.A.
Noida, Uttar Pradesh, India
6.0 - 12.0 Lacs P.A.
Noida, Uttar Pradesh, India
Salary: Not disclosed
Pune, Maharashtra, India
4.0 - 8.0 Lacs P.A.
Chennai, Tamil Nadu, India
Salary: Not disclosed
Bengaluru / Bangalore, Karnataka, India
Experience: Not specified
0.5 - 5.0 Lacs P.A.
Noida, Uttar Pradesh, India
8.0 - 16.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
1.0 - 3.0 Lacs P.A.