Design Verification Engineer (5+ years)ASIC/SoC/FPGA Design Verification (Bangalore, Chennai and Hyderabad)Design Verification with planning, architecture, development, maintenance, and execution on complex IPs and/or SOCs.Strong knowledge of digital design principles and computer architecture.Proficiency in verification languages like Verilog or SystemVerilog.Experience with UVM (Universal Verification Methodology).