ASIC Design Verification Engineer

5 - 10 years

1.25 - 6.0 Lacs P.A.

Chennai, Pune, Bengaluru

Posted:2 months ago| Platform: Naukri logo

Apply Now

Skills Required

SOC VerificationUVMSystem VerilogIp VerificationSub-SystemDdrUSBOVMEthernetPCIESATAUCIe

Work Mode

Hybrid

Job Type

Full Time

Job Description

Design Verification Engineer In-House ODC Project We are looking for an experienced Design Verification Engineer to be part of our in-house ODC project . The ideal candidate will be an individual contributor with expertise in SoC, Subsystem, or IP verification using high-speed serial protocols and advanced protocols . The candidate should have a strong command of SystemVerilog (SV) and UVM , including writing test cases, sequences, OOPs concepts, and UPF implementation . The role requires hands-on experience in scratch-level work , ensuring verification coverage from the ground up. Experience: 4 to 20+ years Location: Bangalore, Chennai, Pune Notice Period: Immediate to 30 days If you're ready to take on challenging verification tasks and contribute to cutting-edge projects, apply now!

Information Technology and Services
Palo Alto

RecommendedJobs for You

Chennai, Pune, Mumbai, Bengaluru, Gurgaon

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

Pune, Bengaluru, Mumbai (All Areas)